

INDEX



A

Accumulating Fast Timer instruction, 5–42
Accumulating Timer (TMRA) instruction, 5–42
Accumulator, 5–69
Accumulator Instructions, 5–52
Add (ADD) instruction, 5–86
Add Binary Double instruction, 5–100
Add Binary instruction, 5–99
Add Binary Top of Stack instruction, 5–114
Add Double (ADDD) instruction, 5–87
Add Formatted instruction, 5–106
Add Real (ADDR) instruction, 5–88
Add to Top instruction, 5–162
Add Top of Stack instruction, 5–110
ADDR, 5–88
And (AND) instruction, 5–14, 5–31, 5–69
AND Bit-of-Word (ANDB) instruction, 5–15
And Double (ANDD) instruction, 5–70
And Formatted (ANDF) instruction, 5–71
And If Equal (ANDE) instruction, 5–28
And If Not Equal (ANDNE) instruction, 5–28
And Immediate (ANDI) instruction, 5–33
AND Move instruction, 5–167
And Negative Differential (ANDND) instruction, 5–22
And Not (ANDN) instruction, 5–14, 5–31
And Not Bit-of-Word (ANDNB) instruction, 5–15
And Not Immediate (ANDNI) instruction, 5–33

And Positive Differential (ANDPD) instruction, 5–22
And Store (AND STR) instruction, 5–16
And with Stack (ANDS) instruction, 5–72
Approvals, 2–9, F–2
Arc Cosine Real instruction, 5–119
Arc Sine Real instruction, 5–118
Arc Tangent Real instruction, 5–119
ASCII Constant instruction, 5–187
ASCII In/Out and PRINT, 4–50
ASCII Instructions, 5–207
ASCII Print from V-memory instruction, 5–223
ASCII Swap Bytes instruction, 5–224
ASCII to HEX instruction, 5–134
Automatic I/O Configuration, 4–43
Automatic Trapezoidal Profile, 3–47
Auxiliary Functions, 4–9, A–2

B

Battery Backup, 4–8
BCD instruction, 5–128
Binary Coded Decimal instruction, 5–128
Binary instruction, 5–127
Binary to Real Conversion instruction, 5–131
Bit Override, 9–19
Boolean Instructions, 5–5, 5–10

C

- C Data Type, 4-26
- Cables
 - programming, 1-8
- Changing Date and Time, 10-14
- Comm Port 1, 4-4
- Comm Port 2, 4-4
- Comm Ports, configuring, 4-46
- Communications Problems, 9-7
- Comparative Boolean Instructions, 5-26
- Compare (CMP) instruction, 5-81
- Compare Double (CMPD) instruction, 5-82
- Compare Formatted (CMPF) instruction, 5-83
- Compare Real Number (CMPR) instruction, 5-85
- Compare with Stack (CMPS) instruction, 5-84
- Components, 1-6
- Configuration, 4-43
- Connecting DC I/O, 2-17
- Connections
 - power input, 1-8
 - programming device, 1-8
 - toggle switches, 1-7
- Control Relay Bit Map, 4-35
- Converge Jump instruction, 7-23
- Converge Stage instruction, 7-23
- Convergence Jump instruction, 7-20
- Convergence Stages, 7-19
- Cosine Real instruction, 5-118
- Counter (CNT) instruction, 5-45
- Counter Example Using Discrete Status Bits instruction, 5-46
- Counter Status Bit Map, 4-37
- CPU Features, 4-2
- CPU Operation, 4-12
- CPU Specifications, 4-3

- CT Data type, 4-27

D

- Data Label instruction, 5-187
- Date and Time, 10-14
- Date instruction, 5-171
- DC input wiring, 2-22
- DC output wiring, 2-23
- Decode instruction, 5-126
- Decrement Binary instruction, 5-105
- Decrement instruction, 5-98
- Degree Real Conversion instruction, 5-133
- Diagnostics, 9-2
- Dimensions, 2-6
- DIN rail mounting, 2-8
- DirectNET, 4-48
- DirectNET Port Configuration, 4-49
- Disable Interrupts instruction, 5-184
- Discrete Inputs with Filter, 3-73
- Divide Binary by Top OF Stack instruction, 5-117
- Divide Binary instruction, 5-104
- Divide by Top of Stack instruction, 5-113
- Divide Double instruction, 5-96
- Divide Formatted instruction, 5-109
- Divide instruction, 5-95
- Divide Real instruction, 5-97
- Drum Instruction, 6-2, 6-12
 - chart representation, 6-3
 - counter assignments, 6-6
 - drum control techniques, 6-10
 - event drum (EDRUM), 6-14
 - handheld programmer mnemonics, 6-16
 - masked event drum (MDRMD), 6-19, 6-21
 - overview, 6-8
 - powerup state, 6-9
 - self-resetting, 6-11

step transitions, 6–11

Drum sequencer programming, 1–11

Duplicate Reference Check, 9–13

E

Edits, 9–14

Electrical Noise, 9–10

Enable Interrupts instruction, 5–183

Encode instruction, 5–125

End instruction, 5–173, 9–12

END Statement, 5–5

Error Code Locations, 9–3

Error Codes, 9–4, 9–5, B–2

Errors, 9–2

European Union Directives, F–2

Exclusive Or (XOR) instruction, 5–77

Exclusive Or Double (XORD) instruction, 5–78

Exclusive Or Formatted (XORF) instruction, 5–79

Exclusive OR Move instruction, 5–167

Exclusive Or with Stack (XORS) instruction, 5–80

Execution times, C–3

F

Fault instruction, 5–186

Fill instruction, 5–146

Find Block instruction, 5–169

Find Greater Than instruction, 5–148

Find instruction, 5–147

For / Next instruction, 5–176

Force I/O, 4–14

Forcing I/O Points, 9–16

Front Panel, 2–4

Fuse protection, 2–10

G

Goto Label instruction, 5–175

Goto Subroutine instruction, 5–178

Gray Code instruction, 5–138

H

HEX to ASCII instruction, 5–135

High-Speed Counter, 3–7

High-speed I/O wiring, 2–24

High-Speed Interrupts, 3–64

HSIO Features, 3–2

HSIO Operating Mode, 3–4

I

I/O type selection, 1–5

Immediate Instructions, 5–32

Increment Binary instruction, 5–105

Increment instruction, 5–98

Indicators, 9–6

Inductive loads, 2–20

Initial Stage (ISG), 7–22

Initial Stages, 7–5

Instruction execution times, C–3

Instruction index, 5–2

Instructions, 5–2

drum, 6–2, 6–12

stage, 7–21

stage programming, 7–2

Instructions, by category

Accumulator / Stack Load, 5–52

Bit Operation, 5–120

Boolean, 5–10

Clock / Calendar, 5–171

Comparative, 5–26

CPU Control, 5–173

- Immediate, 5–32
- Instructions, by category, 5–175
- Logical, 5–69
- Math, 5–86
- Number Conversion, 5–127
- Table, 5–141
- Timer, Counter and Shift Register, 5–39
- Transcendental, 5–118

- Interrupt instruction, 5–183
- Interrupt Instructions, 5–183
- Interrupt Return Conditional instruction, 5–183
- Interrupt Return instruction, 5–183
- Invert instruction, 5–129

I

J

- Jump instruction, 7–7

L

- LCD Display Panel, 10–2
- LCD Installation, 10–3
- LCD instruction, 5–197, 10–26
- LCD Keypad, 10–2
- LCD Menu Navigation, 10–5
- Load (LD) instruction, 5–57
- Load Accumulator Indexed (LDX) instruction, 5–61
- Load Accumulator Indexed from Data Constants (LDSX) instruction, 5–62
- Load Address (LDA) instruction, 5–60
- Load Double (LDD) instruction, 5–58
- Load Formatted (LDF) instruction, 5–59
- Load Immediate (LDI) instruction, 5–37
- Load Immediate Formatted (LDIF) instruction, 5–38
- Load Label instruction, 5–142
- Load Real Number (LDR) instruction, 5–63
- Logical Instructions, 5–69

M

- Maintenance, 9–2
- Manual, documentation, 1–2
- Master Line Reset instruction, 5–181
- Master Line Set instruction, 5–181
- Math Instructions, 5–86
- Memory
 - EEPROM, 1–12
 - FLASH, 1–12
- Memory Map, 4–25, 4–31
- Message Instructions, 5–186
- Mnemonics. See Instruction Mnemonics
- MODBUS, 4–48, 5–201
- MODBUS RTU Instructions, 5–201
- Mode 10, 3–7
- Mode 20, 3–24
- Mode 30, 3–38
- Mode 40, 3–64
- Mode 50, 3–69
- Mode 60, 3–73
- Mode Switch, 4–6
- Motion Control, 3–2
- Mounting Guidelines, 2–6
 - Clearances, 2–7
- Move instruction, 5–141
- MRX instruction, 4–60
- Multiply Binary instruction, 5–103
- Multiply Binary Top of Stack instruction, 5–116
- Multiply Double instruction, 5–93
- Multiply Formatted instruction, 5–108
- Multiply instruction, 5–92
- Multiply Real instruction, 5–94
- Multiply Top of Stack instruction, 5–112
- MWX instruction, 4–60

N

Network Master, 4–56
 Network Slave, 4–51
 Network Specification, 4–47
 No Operation instruction, 5–173
 Noise, 9–10
 Not (NOT) instruction, 5–19
 Not Jump, 7–22
 Numerical Constant instruction, 5–187

O

Or (OR) instruction, 5–12, 5–30, 5–73
 Or Bit-of-Word (ORB) instruction, 5–13
 Or Double (ORD) instruction, 5–74
 Or Formatted (ORF) instruction, 5–75
 Or If Equal (ORE) instruction, 5–27
 Or If Not Equal (ORNE) instruction, 5–27
 Or Immediate (ORI) instruction, 5–32
 OR Move instruction, 5–167
 Or Negative Differential (ORND) instruction, 5–21
 Or Not (ORN) instruction, 5–12, 5–30
 Or Not Bit-of-Word (ORNB) instruction, 5–13
 Or Not Immediate (ORNI) instruction, 5–32
 Or Out (OR OUT) instruction, 5–17
 Or Out Immediate (OROUTI) instruction, 5–34
 Or Positive Differential (ORPD) instruction, 5–21
 Or Store (OR STR) instruction, 5–16
 Or with Stack (ORS) instruction, 5–76
 Out (OUT) instruction, 5–17, 5–64
 Out Bit-of-Word (OUTB) instruction, 5–18
 Out Double (OUTD) instruction, 5–64
 Out Formatted (OUTF) instruction, 5–65
 Out Immediate (OUTI) instruction, 5–34
 Out Immediate Formatted (OUTIF) instruction,

5–35
 Out Indexed (OUTX) instruction, 5–67
 Out Least (OUTL) instruction, 5–68
 Out Most (OUTM) instruction, 5–68

P

Parallel Processing, 7–19
 Password, 4–11, 10–17
 Pause (PAUSE) instruction, 5–25
 PAUSE Instruction, 9–12
 Pop (POP) instruction, 5–65
 Port 1, 4–4
 Port 2, 4–4
 Positive Differential (PD) instruction, 5–19
 Power Budgeting, 4–44
 Power supply, 2–11
 Print Message instruction, 5–189
 Product weights, E–2
 Program Mode, 4–13
 Programming Devices, 2–14
 Pulse Catch Input, 3–69
 Pulse Output, 3–38

Q

Quick Start, 1–6

R

Radian Real Conversion instruction, 5–133
 Read from Network instruction, 5–193
 Real to Binary Conversion instruction, 5–132
 Relay outputs, 2–19
 Remote I/O Bit Map, 4–38
 Remove from Bottom instruction, 5–153
 Remove from Table instruction, 5–159
 Reset (RST) instruction, 5–23

Reset Bit-of-Word (RST) instruction, 5–24
Reset Immediate (RSTI) instruction, 5–36
Reset Watch Dog Timer instruction, 5–174
Response Time, 4–17
Retentive Memory Ranges, 4–10
Rotate Left instruction, 5–123
Rotate Right instruction, 5–124
RSTBIT instruction, 5–144
RUN Indicator, 9–7
Run Mode, 4–13
Run Time Edits, 9–14

S

S Data type, 4–28
Safety, 2–2
Scan Time, 4–20
Segment instruction, 5–137
Set (SET) instruction, 5–23
Set Bit-of-Word (SET) instruction, 5–24
Set Immediate (SETI) instruction, 5–36
SETBIT instruction, 5–144
Shift Left instruction, 5–121
Shift Register (SR) instruction, 5–51
Shift Right instruction, 5–122
Shuffle Digits instruction, 5–139
Sine Real instruction, 5–118
Sinking / sourcing concepts, 2–15
Slot Numbering, 4–42
Source to Table instruction, 5–156
SP Data Type, 4–28
Special Instructions, 9–12
Special Relays, D–2
Special Relays, Error Codes, 9–3
Specifications, 2–26
Specifications, environmental, 2–9

Square Root Real instruction, 5–119
Stack Load and Output Data Instructions, 5–52
Stage Control / Status Bit Map, 4–33
Stage Counter (SGCNT) instruction, 5–47
Stage Counter instruction, 7–17
Stage instructions, 7–21
Stage Programming, 7–2, 7–15
 convergence, 7–19
 emergency stop, 7–14
 four steps to stage programmig, 7–9
 garage door opener example, 7–10
 initial stages, 7–5
 introduction, 7–2
 jump instruction, 7–7
 mutually exclusive transitions, 7–14
 parallel processes, 7–12
 parallel processing concepts, 7–19
 power flow transition, 7–18
 program organization, 7–15
 questions and answers, 7–27
 stage instruction characteristics, 7–6
 stage view, 7–18
 state transition diagrams, 7–3
 supervisory process, 7–17
 timer inside stage, 7–13
Startup, 9–11
State Diagram, 7–11
Status Indicators, 4–6
Step Transitions, 6–4
Step Trapezoidal Profile, 3–46
Stop instruction, 5–173, 9–12
Store (STR) instruction, 5–10, 5–29
Store Bit-of-Word (STRB) instruction, 5–11
Store If Equal (STRE) instruction, 5–26
Store If Not Equal (STRNE) instruction, 5–26
Store Immediate (STRI) instruction, 5–32

Store Negative Differential (STRND) instruction, 5–20

Store Not (STRN) instruction, 5–10, 5–29

Store Not Bit-of-Word (STRNB) instruction, 5–11

Store Not Immediate (STRNI) instruction, 5–32

Store Positive Differential (STRPD) instruction, 5–20

Subroutine Return Conditional instruction, 5–178

Subroutine Return instruction, 5–178

Subtract (SUB) instruction, 5–89

Subtract Binary Double instruction, 5–102

Subtract Binary instruction, 5–101

Subtract Binary Top of Stack instruction, 5–115

Subtract Double instruction, 5–90

Subtract Formatted instruction, 5–107

Subtract Real instruction, 5–91

Subtract Top of Stack instruction, 5–111

Sum instruction, 5–120

Swap instruction, 5–170

Syntax Check, 9–11

System Design, 1–10

T

T Data Type, 4–26

Table Shift Left instruction, 5–165

Table Shift Right, 5–165

Table to Destination instruction, 5–150

Tangent Real instruction, 5–118

Technical Support, 1–2

Ten's Complement instruction, 5–130

Terminal Block Removal, 2–5

Time instruction, 5–172

Timer (TMR) and Timer Fast (TMRF) instruction, 5–40

Timer Example Using Discrete Status Bits instruction, 5–41

Timer Status Bit Map, 4–37

Timer, Counter and Shift Register Instructions, 5–39

Troubleshooting, 9–8, 9–11

U

Understanding Master Control Relays instruction, 5–181

Up Down Counter (UDC) instruction, 5–49

Up/Down Counter, 3–24

V

V Data Type, 4–27

V-memory, 4–29

W

Web site, 1–2

Weight table, E–2

Wiring Diagrams, 2–26

- D0–06AA I/O Wiring Diagram, 2–26
- D0–06AR I/O Wiring Diagram, 2–28
- D0–06DA I/O Wiring Diagram, 2–30
- D0–06DD1 I/O Wiring Diagram, 2–32
- D0–06DD1–D I/O Wiring Diagram, 2–38
- D0–06DD2 I/O Wiring Diagram, 2–34
- D0–06DD2–D I/O Wiring Diagram, 2–40
- D0–06DR I/O Wiring Diagram, 2–36
- D0–06DR–D I/O Wiring Diagram, 2–42

Wiring Guidelines, 2–10

Write to Network instruction, 5–195

X

X Data Type, 4–26

X Input / Y Output Bit Map, 4–32

Y

Y Data Type, 4–26