

Index

A

- Accumulating Fast Timer instruction, 5–29
- Accumulating Timer instruction, 5–29
- Add Double instruction, 5–60
- Add instruction, 5–59
- Agency approvals, 2–8
- And Double instruction, 5–52
- And If Equal instruction, 5–18
- And If Not Equal instruction, 5–18
- And Immediate instruction, 5–23
- And instruction, 5–10, 5–21, 5–51
- And Not Immediate instruction, 5–23
- And Not instruction, 5–10, 5–21
- And Store instruction, 5–11
- ASCII Constant instruction, 5–83
- Auxiliary functions, 4–8, A–2

B

- BCD numbers, 4–20
- Binary Coded Decimal instruction, 5–71
- Binary instruction, 5–70

C

- Cables
 - operator interfaces, 2–16
 - programming, 1–9
 - programming devices, 2–16, 4–5
- CE, 1–5, 1–6, 1–13, 2–8, Appendix E
- Common terminals, 2–18

- Communications port, 4–4
- Compare Double instruction, 5–58
- Compare instruction, 5–57
- Connectors
 - common terminals, 2–18
 - removal, 2–5
- Counter instruction, 5–32
- CPU
 - configuration, A–5
 - indicators, 8–6
 - instruction list, 5–2
 - memory map, 4–22
 - modes, 4–6
- CPU Control instructions, 5–76
- CPU specifications, 4–3

D

- Data Label instruction, 5–83
- Decode instruction, 5–69
- Decrement Binary instruction, 5–65
- Diagnostics, 4–14, 8–2
- DIN rail mounting, 2–9
- Disable Interrupts instruction, 5–79
- Divide instruction, 5–64
- DL105 Micro PLC
 - front panel, 2–4
 - mounting guidelines, 2–6
- Drum instruction, 6–2
 - drum control techniques, 6–10
 - EDRUM (Event Drum), 6–12
 - handheld programmer mnemonics, 6–14
 - overview of drum operation, 6–8
 - step transition, 6–4
- Drum sequencer programming, 1–12

E

- Emergency stop, 2–3
- Enable Interrupts instruction, 5–79
- Encode instruction, 5–68
- Encoder signals, 3–17
- End instruction, 5–3, 5–76
- Environmental specifications, 2–8
- Equal relays, 3–9, D–3
- Error codes
 - code locations, 8–3
 - listing, B–2–B–9
 - pulse output errors, 3–41
- European Union (EU) Directives, 1–13, 2–8, Appendix E
- Exclusive Or Double instruction, 5–56
- Exclusive Or instruction, 5–55

F

- Fault instruction, 5–82
- Forced I/O, 4–13
- Fuses, 2–10, 2–12

H

- Handheld programmer, A–6
 - EEPROM operations, A–7
- Hexadecimal numbers, 4–20
- High-speed I/O
 - discrete inputs with filter, 3–51
 - features, 3–2
 - high-speed counter, 3–6
 - high-speed interrupts, 3–43
 - modes, 3–4
 - pulse catch input, 3–48
 - pulse output, 3–23
 - quadrature counter, 3–17
- Home search profile, 3–36

I

- I/O point numbering, 2–12
- I/O response time, 4–15
- I/O Type Selection, 1–6

- Increment Binary instruction, 5–65
- Initial Stage instruction, 7–20
- Initial Stages, 7–5
- Input simulator, 1–8, 2–27
- Instructions
 - accumulator / stack Load, 5–39
 - bit operations, 5–66
 - boolean, 5–3, 5–8
 - comparative boolean, 5–16
 - CPU control, 5–76
 - drum, 6–2
 - execution times, 4–19, C–2
 - immediate, 5–22
 - interrupt, 5–79
 - list of, 5–2
 - logical, 5–51
 - math, 5–59
 - message, 5–82
 - number conversions, 5–70
 - program control, 5–77
 - program control instructions, 4–19
 - stage, 7–19
 - stage programming, 7–2
 - table, 5–73
 - timer, counter, and shift register, 5–26

- Interrupt instruction, 5–79
- Interrupt instructions, 5–79
- Interrupt Return instruction, 5–79

- Interrupts
 - external, 3–45
 - HSIO input, 3–43
 - timed, 3–45

- Invert instruction, 5–72
- Isolation boundaries, 2–13

J

- Jump instruction, 7–7, 7–20

L

- Load Address instruction, 5–47
- Load Double instruction, 5–45
- Load Formatted instruction, 5–46
- Load instruction, 5–44
- Load Label instruction, 5–74

M

Maintenance, 8–2
Manual, organization, 1–4
Master Line Reset instruction, 5–77
Master Line Set instruction, 5–77
Memory map, 4–22, 4–28
Message instructions, 5–82
Motion control profile, 3–23
Mounting guidelines, 2–6
Move instruction, 5–73
Move Memory Cartridge instruction, 5–74
Multiply instruction, 5–63

N

No Operation instruction, 5–76
Numerical Constant instruction, 5–83

O

Octal numbers, 4–20, 4–22
Or Double instruction, 5–54
Or If Equal instruction, 5–17
Or If Not Equal instruction, 5–17
Or Immediate instruction, 5–22
Or instruction, 5–9, 5–20, 5–53
Or Not Immediate instruction, 5–22
Or Not instruction, 5–9, 5–20
Or Out Immediate instruction, 5–24
Or Out instruction, 5–13
Or Store instruction, 5–11
Out Double instruction, 5–48
Out Formatted instruction, 5–49
Out instruction, 5–13, 5–48

P

Panel layout, 2–7
Part Numbers, 1–5
Password, 4–10, A–8

Pause instruction, 5–15
Pop instruction, 5–49
Positive Differential instruction, 5–14
Power supply, I/O circuit power, 2–14
Power wiring, 1–9
Presets, 3–8, 3–10
Program control instructions, 5–77
Program mode, 4–12
Programming, concepts, 1–12
Programming methods, 1–5

Q

Quadrature counter, 3–17
Quick start, 1–7

R

Registration profile, 3–29, 3–33
Relay wiring, 2–20
Reset Immediate instruction, 5–25
Reset instruction, 5–14
Retentive memory, 4–9
Run mode, 4–12
Run time edits, 8–14

S

Safety guidelines, 2–2
Scan time, 4–18
Scratchpad memory, 1–10, 4–9
Set Immediate instruction, 5–25
Set instruction, 5–14
Shift Left instruction, 5–66
Shift Register instruction, 5–38
Shift Right instruction, 5–67
Sinking / sourcing I/O, 2–17
Special relays, 4–13, 4–25, D–2

Specifications

- CPU, 4–3
- environmental, 2–8
- F1–130AA, 2–37
- F1–130AD, 2–33
- F1–130AR, 2–29
- F1–130DA, 2–39
- F1–130DD/F1–130DD–CE, 2–35
- F1–130DD–D, 2–43
- F1–130DR/F1–130DR–CE, 2–31
- F1–130DR–D, 2–41
- glossary of terms, 2–44
- motion profiles, 3–26

Stack, 5–6

Stage Counter instruction, 5–34, 7–16

Stage instructions, 7–19

Stage programming, 1–12, 7–2

- four steps to writing a stage program, 7–9
- garage door opener example, 7–10
- initial stages, 7–5
- introduction, 7–2
- jump instruction, 7–7
- mutually exclusive transitions, 7–14
- parallel processes, 7–12
- power flow transition, 7–18
- program organization, 7–15
- questions and answers, 7–21
- stage data type, 4–25
- stage instruction characteristics, 7–6
- stage view, 7–18
- state transition diagrams, 7–3
- supervisor process, 7–17
- timer inside stage, 7–13

Standard RLL Programming, 1–12

Stop instruction, 5–76

Store If Equal instruction, 5–16

Store If Not Equal instruction, 5–16

Store immediate instruction, 5–22

Store instruction, 5–8, 5–19

Store Not Immediate instruction, 5–22

Store Not instruction, 5–8, 5–19

Subtract double instruction, 5–62

Subtract instruction, 5–61

Surge Suppressors, 2–22

System design steps, 1–11

System wiring strategies, 2–13

T

Table instructions, 5–73

Technical support, 1–2

Trapezoidal profile, 3–29, 3–30

Troubleshooting, 8–2

- communications, 8–7
- electrical noise, 8–10
- error codes, B–2
- I/O points, 8–8
- program debug, 8–11

Troubleshooting guide

- HSIO Mode 10, 3–16
- HSIO Mode 20, 3–22
- HSIO Mode 30, 3–41

U

Up Down Counter instruction, 5–36

V

V–memory, 4–25, 4–26

Velocity profile, 3–29, 3–38

W

Wiring

- counter input, 3–7
- DC inputs, 2–24
- DC outputs, 2–25
- diagrams, 2–28
- encoder, 3–18
- high-speed I/O, 2–26
- input simulator, 1–8, 2–27
- planning, 2–12
- power input, 1–9, 2–10
- pulse output, 3–25
- relay outputs, 2–21
- system wiring strategies, 2–13

Wiring Guidelines, 2–10