

INSTRUCTION EXECUTION TIMES



In This Appendix...

In This Appendix...	.C-1
Introduction	.C-2
Instruction Execution Times	.C-3

Introduction

This appendix contains several tables that provide the instruction execution times for DL06 Micro PLCs. Many of the execution times depend on the type of data used with the instruction. Registers may be classified into the following types:

- Data (word) Registers
- Bit Registers

V-Memory Data Registers

Some V-memory locations are considered data registers, such as timer or counter current values standard user V memory is classified as a V-memory data register. Note that you can load a bit pattern into these types of registers, even though their primary use is for data registers. The following locations are data registers:

Data Registers	DL06
Timer Current Values	V0 - V377
Counter Current Values	V1000 - V1177
User Data Words	V400 - V677 V1200 - V1737 V10000 - V17777

V-Memory Bit Registers


You may recall that some of the discrete points such as X, Y, C, etc. are automatically mapped into V memory. The following bit registers contain this data:

Bit Registers	DL06
Input Points (X)	V40400 - V40437
Output Points (Y)	V40500 - V40537
Control Relays (C)	V40600 - V40677
Stages (S)	V41000 - V41077
Timer status Bits	V41100 - V41177
Counter status Bits	V41140 - V41147
Special Relays (SP)	V41200 - V41237

How to Read the Tables

Some instructions can have more than one parameter. For example, the SET instruction shown in the ladder program to the right can set a single point or a range of points.

In these cases, execution times depend on the amount and type of parameters. The execution time tables list execution times for both situations, as shown below:



SET	1st #: X, Y, C, S	9.2 μ s
	2nd #: X, Y, C, S (N pt)	9.6 μ s + 0.9 μ s x N
RST	1st #: X, Y, C, S	9.2 μ s
	2nd #: X, Y, C, S (N pt)	9.6 μ s + 0.9 μ s x N

Execution depends on numbers of locations and types of data used

Instruction Execution Times

Boolean Instructions

Boolean Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
STR	X, Y, C, T, CT, S, SP, GX, GY	0.67 μ s	0.00 μ s
STRN	X, Y, C, T, CT, S, SP, GX, GY	0.67 μ s	0.0 μ s
OR	X, Y, C, T, CT, S, SP, GX, GY	0.51 μ s	0.51 μ s
ORN	X, Y, C, T, CT, S, SP, GX, GY	0.55 μ s	0.55 μ s
AND	X, Y, C, T, CT, S, SP, GX, GY	0.42 μ s	0.42 μ s
ANDN	X, Y, C, T, CT, S, SP, GX, GY	0.51 μ s	0.51 μ s
ANDSTR	None	0.37 μ s	0.37 μ s
ORSTR	None	0.37 μ s	0.37 μ s
OUT	X, Y, C, GX, GY	1.82 μ s	1.82 μ s
OROUT	X, Y, C, GX, GY	2.09 μ s	2.09 μ s
NOT	None	1.04 μ s	1.04 μ s
SET	1st #: X, Y, C, S, 2nd #: X, Y, C, S (N pt)	9.2 μ s 9.6 μ s + 0.9 μ s x N	1.0 μ s 1.1 μ s
RST	1st #: X, Y, C, S, GX, GY 2nd #: X, Y, C, S (N pt), GX, GY	9.2 μ s 9.6 μ s + 0.9 μ s x N	1.0 μ s 1.1 μ s
	1st #: T, CT, GX, GY 2nd #: T, CT (N pt), GX, GY	25.7 μ s 16.8 μ s + 2.7 μ s x N	1.1 μ s 1.4 μ s
PAUSE	1wd: Y 2wd: Y (N points)	5.6 μ s 9.2 μ s + 0.3 μ s x N	5.4 μ s 4.8 μ s

C

Comparative Boolean Instructions

Comparative Boolean Instructions			DL06	
Instruction	Legal Data Types		Execute	Not Execute
STRE	1st V Data Reg.	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.7 µs	27.7 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.7 µs	27.7 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
STRNE	1st V: Data Reg.	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	30.3 µs	30.3 µs
		V:Bit Reg.	30.3 µs	30.3 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	30.3 µs	30.3 µs
		V:Bit Reg.	30.3 µs	30.3 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
ORE	1st	2nd		
	V Data Reg	V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg	30.3 µs	30.3 µs
		V:Bit Reg	30.3 µs	30.3 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	50.4 µs	50.4 µs
		P:Indir. (Bit)	50.4 µs	50.4 µs
	P:Indir. (Bit)	V:Data Reg	30.3 µs	30.3 µs
		V:Bit Reg	30.3 µs	30.3 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	50.4 µs	50.4 µs
		P:Indir. (Bit)	50.4 µs	50.4 µs
ORNE	1st	2nd		
	Data Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
ANDE	1st V Data Reg.	2nd V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
ANDNE	1st V: Data Reg.	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions			DL06	
Instruction	Legal Data Types		Execute	Not Execute
STR	1st T, CT	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V Data Reg	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
STRN	1st T, CT	2nd V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions			DL06	
Instruction	Legal Data Types		Execute	Not Execute
STRN (cont.)	1st V: Bit Reg	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
OR	1st T, CT	2nd V Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V Data Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
ORN	1st T, CT	2nd V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Data Reg	V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
AND	1st T, CT	2nd V Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V Data Reg.	V:Data Reg	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg	29.9 µs	29.9 µs
		V:Bit Reg	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Comparative Boolean Instructions (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
ANDN	1st T, CT	2nd		
		V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Data Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	V: Bit Reg.	V:Data Reg.	7.6 µs	7.6 µs
		V:Bit Reg.	7.6 µs	7.6 µs
		K:Constant	4.8 µs	4.8 µs
		P:Indir. (Data)	30.2 µs	30.2 µs
		P:Indir. (Bit)	30.2 µs	30.2 µs
	P:Indir. (Data)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs
	P:Indir. (Bit)	V:Data Reg.	29.9 µs	29.9 µs
		V:Bit Reg.	29.9 µs	29.9 µs
		K:Constant	27.4 µs	27.4 µs
		P:Indir. (Data)	51.0 µs	51.0 µs
		P:Indir. (Bit)	51.0 µs	51.0 µs

Bit of Word Boolean Instructions

Bit of Word Boolean Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
STRB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	3.1 μ s 3.1 μ s 30.0 μ s 30.0 μ s	3.1 μ s 3.1 μ s 30.0 μ s 30.0 μ s
STRNB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	3.0 μ s 3.0 μ s 29.8 μ s 29.8 μ s	3.0 μ s 3.0 μ s 29.8 μ s 29.8 μ s
ORB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	2.9 μ s 2.9 μ s 29.9 μ s 29.9 μ s	2.9 μ s 2.9 μ s 29.9 μ s 29.9 μ s
ORNB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	2.8 μ s 2.8 μ s 29.6 μ s 29.6 μ s	2.8 μ s 2.8 μ s 29.6 μ s 29.6 μ s
ANDB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	2.8 μ s 2.8 μ s 29.6 μ s 29.6 μ s	2.8 μ s 2.8 μ s 29.6 μ s 29.6 μ s
ANDNB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	2.7 μ s 2.7 μ s 29.6 μ s 29.6 μ s	2.7 μ s 2.7 μ s 29.6 μ s 29.6 μ s
OUTB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	3.1 μ s 3.1 μ s 30.3 μ s 30.3 μ s	3.4 μ s 3.4 μ s 30.7 μ s 30.7 μ s
SETB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	13.4 μ s 13.4 μ s 41.1 μ s 41.1 μ s	3.4 μ s 3.4 μ s 29.1 μ s 29.1 μ s
RSTB	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	13.5 μ s 13.5 μ s 41.3 μ s 41.3 μ s	1.4 μ s 1.4 μ s 29.1 μ s 29.1 μ s

Immediate Instructions

Immediate Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
LDI	V	20.6 µs	1.1 µs
LDIF	1st #: Y 2nd #: K Constant	26.6 µs+0.9µs x N	1.4 µs
STRI	X	19.3 µs	19.3 µs
STRNI	X	19.4 µs	19.4 µs
ORI	X	19.1 µs	18.7 µs
ORNI	X	19.2 µs	18.9 µs
ANDI	X	18.7 µs	18.7 µs
ANDNI	X	18.8 µs	18.8 µs
OUTI	Y	25.5 µs	25.5 µs
OROUTI	Y	25.7 µs	25.7 µs
OUTIF	1st #: Y 2nd #: Y (N pt)	66.1 µs+0.9µs x N	1.4 µs
SETI	1st #: Y 2nd #: K Constant	23.1 µs, 22.8 µs+1.4µs×N	0.9 µs, 0.9 µs
RSTI	1st #: Y 2nd #: Y (N pt)	23.2 µs, 22.8 µs+1.4µs×N	0.9 µs, 0.9 µs

Timer, Counter and Shift Register

Timer, Counter and Shift Register			DL06	
Instruction	Legal Data Types		Execute	Not Execute
TMR	1st T	2nd		
		V Data Reg.	26.8 µs	7.3 µs
		V:Bit Reg	26.8 µs	7.3 µs
		K:Constant	20.0 µs	4.8 µs
		P:Indir. (Data)	45.6 µs	30.2 µs
		P:Indir. (Bit)	45.6 µs	30.2 µs
TMRF	T	V:Data Reg.	51.4 µs	7.3 µs
		V:Bit Reg	51.4 µs	7.3 µs
		K:Constant	48.4 µs	4.6 µs
		P:Indir. (Data)	75.9 µs	30.2 µs
		P:Indir. (Bit)	75.9 µs	30.2 µs
TMRA	T	V:Data Reg.	48.9 µs	7.3 µs
		V:Bit Reg	48.9 µs	7.3 µs
		K:Constant	45.0 µs	4.6 µs
		P:Indir. (Data)	75.9 µs	30.2 µs
		P:Indir. (Bit)	75.9 µs	30.2 µs

Timer, Counter and Shift Register (cont.)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
TMR AF	1st T	2nd V:Data Reg.	54.2 µs	7.3 µs
		V:Bit Reg	54.2 µs	7.3 µs
		K:Constant	50.3 µs	4.6 µs
		P:Indir. (Data)	81.2 µs	30.2 µs
		P:Indir. (Bit)	81.2 µs	30.2 µs
CNT	CT	V:Data Reg.	25.8 µs	7.3 µs
		V:Bit Reg	25.8 µs	7.3 µs
		K:Constant	22.2 µs	4.6 µs
		P:Indir. (Data)	53.5 µs	30.2 µs
		P:Indir. (Bit)	53.5 µs	30.2 µs
SGCNT	CT	V:Data Reg.	27.3 µs	7.3 µs
		V:Bit Reg	27.3 µs	7.3 µs
		K:Constant	23.5 µs	4.6 µs
		P:Indir. (Data)	54.9 µs	30.2 µs
		P:Indir. (Bit)	54.9 µs	30.2 µs
UDC	CT	V:Data Reg	39.8 µs	7.3 µs
		V:Bit Reg	39.8 µs	7.3 µs
		K:Constant	35.4 µs	4.6 µs
		P:Indir. (Data)	67.8 µs	30.2 µs
		P:Indir. (Bit)	67.8 µs	30.2 µs
SR	C (N points to shift)		17.8 µs + 0.9 µs x N	9.8 µs

Accumulator Data Instructions

Accumulator / Stack Load and Output Data Instructions			DL06	
Instruction	Legal Data Types		Execute	Not Execute
LD	V:Data Reg.		11.8 µs	1.0 µs
	V:Bit Reg.		11.8 µs	1.0 µs
	K:Constant		9.0 µs	1.0 µs
	P:Indir. (Data)		33.9 µs	0.9 µs
	P:Indir. (Bit)		33.9 µs	0.9 µs
LDD	V:Data Reg.		12.2 µs	1.0 µs
	V:Bit Reg.		12.2 µs	1.0 µs
	K:Constant		9.0 µs	1.0 µs
	P:Indir. (Data)		37.8 µs	0.9 µs
	P:Indir. (Bit)		37.8 µs	0.9 µs
LDF	1st X, Y, C, S T, CT, SP	2nd K:Constant	20.5 µs+0.9 µs×N	0.9 µs
LDA	O: (Octal constant for address)		10.4 µs	1.0 µs
LDR	V:Data Reg.		29.5 µs	1.0 µs
	V:Bit Reg.		29.5 µs	1.0 µs
	K:Constant		25.5 µs	1.0 µs
	P:Indir. (Data)		54.9 µs	1.0 µs
	P:Indir. (Bit)		54.9 µs	1.0 µs
LDSX	K: Constant		14.6 µs	1.0 µs
LDX	V:Data Reg.		10.8 µs	1.0 µs
	V:Bit Reg.		10.8 µs	1.0 µs
	P:Indir. (Data)		45.2 µs	1.0 µs
	P:Indir. (Bit)		45.2 µs	1.0 µs
OUT	V:Data Reg.		9.3 µs	1.0 µs
	V:Bit Reg.		9.3 µs	1.0 µs
	P:Indir. (Data)		35.2 µs	0.9 µs
	P:Indir. (Bit)		35.2 µs	0.9 µs

Accumulator / Stack Load and Output Data Instructions (continued)			DL06	
Instruction	Legal Data Types		Execute	Not Execute
OUTD	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)		10.2 µs 10.2 µs 35.8 µs 35.8 µs	1.0 µs 1.0 µs 0.9 µs 0.9 µs
OUTF	1st X, Y, C	2nd K:Constant	54 µs+1.0 µs×N	0.9 µs
OUTL	V:Data Reg. V:Bit Reg.		13.5 µs 13.5 µs	1.0 µs 1.0 µs
OUTM	V:Data Reg. V:Bit Reg.		13.7 µs 13.7 µs	1.0 µs 1.0 µs
OUTX	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)		17.2 µs 17.2 µs 43.4 µs 43.4 µs	1.0 µs 1.0 µs 1.0 µs 1.0 µs
POP	None		8.4 µs	1.0 µs

Logical Instructions

Logical (Accumulator) Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
AND	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	7.9 µs 7.9 µs 33.4 µs 33.4 µs	1.0 µs 1.0 µs 0.9 µs 0.9 µs
ANDD	V:Data Reg. V:Bit Reg. K:Constant P:Indir. (Data) P:Indir. (Bit)	8.9 µs 8.9 µs 5.7 µs 34.4 µs 34.4 µs	1.0 µs 1.0 µs 1.0 µs 0.9 µs 0.9 µs
ANDF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	21.6 µs + 0.9 µs × N	1.0 µs
ANDS	None	10.0 µs	1.0 µs
OR	V:Data Reg. V:Bit Reg. P:Indir. (Data) P:Indir. (Bit)	8.1 µs 8.1 µs 33.8 µs 33.8 µs	1.0 µs 1.0 µs 0.9 µs 0.9 µs
ORD	V:Data Reg. V:Bit Reg. K:Constant P:Indir. (Data) P:Indir. (Bit)	9.0 µs 9.0 µs 5.8 µs 34.5 µs 34.5 µs	1.0 µs 1.0 µs 1.0 µs 0.9 µs 0.9 µs

Logical (Accumulator) Instructions (cont.)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
ORF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	20.9 µs + 0.9 µs x N	1.0 µs
ORS	None	10.2 µs	1.0 µs
XOR	V:Data Reg.	8.0 µs	1.0 µs
	V:Bit Reg.	8.0 µs	1.0 µs
	P:Indir. (Data)	33.6 µs	0.9 µs
	P:Indir. (Bit)	33.6 µs	0.9 µs
XORD	V:Data Reg.	9.0 µs	1.0 µs
	V:Bit Reg.	9.0 µs	1.0 µs
	K:Constant	5.4 µs	1.0 µs
	P:Indir. (Data)	34.4 µs	0.9 µs
	P:Indir. (Bit)	34.4 µs	0.9 µs
XORF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	20.9 µs + 0.9 µs x N	1.0 µs
XORS	None	10.1 µs	1.0 µs
CMP	V:Data Reg.	9.4 µs	1.0 µs
	V:Bit Reg.	9.4 µs	1.0 µs
	P:Indir. (Data)	34.9 µs	0.9 µs
	P:Indir. (Bit)	34.9 µs	0.9 µs
CMPD	V:Data Reg.	9.9 µs	1.0 µs
	V:Bit Reg.	9.9 µs	1.0 µs
	K:Constant	6.7 µs	1.0 µs
	P:Indir. (Data)	35.4 µs	1.0 µs
	P:Indir. (Bit)	35.4 µs	1.0 µs
CMPF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	20.9 µs + 1.0 µs x N	1.0 µs
CMPR	V:Data Reg.	42.8 µs	1.0 µs
	V:Bit Reg.	42.8 µs	1.0 µs
	K:Constant	38.4 µs	1.0 µs
	P:Indir. (Data)	69.0 µs	1.0 µs
	P:Indir. (Bit)	69.0 µs	1.0 µs
CMPS	None	11.2 µs	1.0 µs

Math Instructions

Math Instructions (Accumulator)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
ADD	V:Data Reg.	78.4 μ s	0.9 μ s
	V:Bit Reg.	78.4 μ s	0.9 μ s
	P:Indir. (Data)	101.2 μ s	0.9 μ s
	P:Indir. (Bit)	101.2 μ s	0.9 μ s
ADDD	V:Data Reg.	83.3 μ s	0.9 μ s
	V:Bit Reg.	83.3 μ s	0.9 μ s
	K:Constant	67.7 μ s	0.9 μ s
	P:Indir. (Daa)	101.2 μ s	0.9 μ s
	P:Indir. (Bit)	101.2 μ s	0.9 μ s
SUB	V:Data Reg.	77.4 μ s	0.9 μ s
	V:Bit Reg.	77.4 μ s	0.9 μ s
	P:Indir. (Data)	95.1 μ s	0.9 μ s
	P:Indir. (Bit)	95.1 μ s	0.9 μ s
SUBD	V:Data Reg.	82.5 μ s	0.9 μ s
	V:Bit Reg.	82.5 μ s	0.9 μ s
	K:Constant	66.0 μ s	0.9 μ s
	P:Indir. (Data)	99.7 μ s	0.9 μ s
	P:Indir. (Bit)	99.7 μ s	0.9 μ s
MUL	V:Data Reg.	266.1 μ s	0.9 μ s
	V:Bit Reg.	266.1 μ s	0.9 μ s
	K:Constant	286.9 μ s	0.9 μ s
	P:Indir. (Data)	290.0 μ s	0.9 μ s
	P:Indir. (Bit)	290.0 μ s	0.9 μ s
MULD	V:Data Reg.	839.1 μ s	0.9 μ s
	V:Bit Reg.	839.1 μ s	0.9 μ s
	P:Indir. (Data)	863.1 μ s	0.9 μ s
	P:Indir. (Bit)	863.1 μ s	0.9 μ s
DIV	V:Data Reg.	363.9 μ s	0.9 μ s
	V:Bit Reg.	363.9 μ s	0.9 μ s
	K:Constant	384.4 μ s	0.9 μ s
	P:Indir. (Data)	419.8 μ s	0.9 μ s
	P:Indir. (Bit)	419.8 μ s	0.9 μ s
DIVD	V:Data Reg.	398.3 μ s	0.9 μ s
	V:Bit Reg.	398.3 μ s	0.9 μ s
	P:Indir. (Data)	390.9 μ s	0.9 μ s
	P:Indir. (Bit)	390.9 μ s	0.9 μ s
INC	V:Data Reg.	48.5 μ s	1.0 μ s
	V:Bit Reg.	48.5 μ s	1.0 μ s
	P:Indir. (Data)	74.7 μ s	1.0 μ s
	P:Indir. (Bit)	74.7 μ s	1.0 μ s
DEC	V:Data Reg.	47.5 μ s	1.0 μ s
	V:Bit Reg.	47.5 μ s	1.0 μ s
	P:Indir. (Data)	71.5 μ s	1.0 μ s
	P:Indir. (Bit)	71.5 μ s	1.0 μ s
INCB	V:Data Reg.	13.2 μ s	1.0 μ s
	V:Bit Reg.	13.2 μ s	1.0 μ s
	P:Indir. (Data)	38.6 μ s	0.9 μ s
	P:Indir. (Bit)	38.6 μ s	0.9 μ s
DECB	V:Data Reg.	13.2 μ s	1.0 μ s
	V:Bit Reg.	13.2 μ s	1.0 μ s
	P:Indir. (Data)	38.0 μ s	0.9 μ s
	P:Indir. (Bit)	38.0 μ s	0.9 μ s

Math Instructions (Accumulator) (continued)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
ADDB	V:Data Reg.	24.9 µs	1.0 µs
	V:Bit Reg.	24.9 µs	1.0 µs
	K:Constant	23.5 µs	1.0 µs
	P:Indir. (Data)	51.1 µs	1.0 µs
	P:Indir. (Bit)	51.1 µs	1.0 µs
ADDBD	V:Data Reg.	24.4 µs	1.0 µs
	V:Bit Reg.	24.4 µs	1.0 µs
	K:Constant	20.7 µs	1.0 µs
	P:Indir. (Data)	50.7 µs	1.0 µs
	P:Indir. (Bit)	50.7 µs	1.0 µs
SUBB	V:Data Reg.	24.7 µs	1.0 µs
	V:Bit Reg.	24.7 µs	1.0 µs
	K:Constant	23.3 µs	1.0 µs
	P:Indir. (Data)	50.6 µs	1.0 µs
	P:Indir. (Bit)	50.6 µs	1.0 µs
SUBBD	V:Data Reg.	24.2 µs	1.0 µs
	V:Bit Reg.	24.2 µs	1.0 µs
	K:Constant	20.2 µs	1.0 µs
	P:Indir. (Data)	50.2 µs	1.0 µs
	P:Indir. (Bit)	50.2 µs	1.0 µs
MULB	V:Data Reg.	10.8 µs	1.0 µs
	V:Bit Reg.	10.8 µs	1.0 µs
	K:Constant	8.2 µs	1.0 µs
	P:Indir. (Data)	37.1 µs	1.0 µs
	P:Indir. (Bit)	37.1 µs	1.0 µs
DIVB	V:Data Reg.	28.7 µs	1.0 µs
	V:Bit Reg.	28.7 µs	1.0 µs
	K:Constant	26.1 µs	1.0 µs
	P:Indir. (Data)	54.9 µs	1.0 µs
	P:Indir. (Bit)	54.9 µs	1.0 µs
ADDR	V:Data Reg.	48.1 µs	1.0 µs
	V:Bit Reg.	48.1 µs	1.0 µs
	K:Constant	41.7 µs	1.0 µs
	P:Indir. (Data)	74.3 µs	1.0 µs
	P:Indir. (Bit)	74.3 µs	1.0 µs
SUBR	V:Data Reg.	50.1 µs	1.0 µs
	V:Bit Reg.	50.1 µs	1.0 µs
	K:Constant	58.7 µs	1.0 µs
	P:Indir. (Data)	76.3 µs	1.0 µs
	P:Indir. (Bit)	76.3 µs	1.0 µs
MULR	V:Data Reg.	54.2 µs	1.0 µs
	V:Bit Reg.	54.2 µs	1.0 µs
	K:Constant	42.7 µs	1.0 µs
	P:Indir. (Data)	80.4 µs	1.0 µs
	P:Indir. (Bit)	80.4 µs	1.0 µs
DIVR	V:Data Reg.	50.1 µs	1.0 µs
	V:Bit Reg.	50.1 µs	1.0 µs
	K:Constant	58.7 µs	1.0 µs
	P:Indir. (Data)	76.3 µs	1.0 µs
	P:Indir. (Bit)	76.3 µs	1.0 µs
ADDF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	109.3 µs + 0.9 µs x N	1.0 µs

Math Instructions (Accumulator) (continued)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
SUBF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	107.3 μ s + 0.9 μ s x N	1.0 μ s
MULF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	352.5 μ s + 0.9 μ s x N	1.0 μ s
DIVF	1st: X, Y, C, S T, CT, SP, GX, GY 2nd: K:Constant	477.3 μ s + 0.8 μ s x N	1.0 μ s
ADDS	None	99.5 μ s	1.0 μ s
SUBS	None	97.5 μ s	1.0 μ s
MULS	None	342.5 μ s	1.0 μ s
DIVS	None	467.3 μ s	1.0 μ s
ADDBS	None	24.3 μ s	1.0 μ s
SUBBS	None	23.7 μ s	1.0 μ s
MULBS	None	11.7 μ s	1.0 μ s
DIVBS	None	29.7 μ s	1.0 μ s
SQRTR	None	87.9 μ s	1.0 μ s
SINR	None	226.8 μ s	1.0 μ s
COSR	None	213.1 μ s	1.0 μ s
TANR	None	285.5 μ s	1.0 μ s
ASINR	None	489.8 μ s	1.0 μ s
ACOSR	None	508.3 μ s	1.0 μ s
ATANR	None	317.1 μ s	1.0 μ s

Differential Instructions

Differential Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
PD	X, Y, C	14.4 µs	14.4 µs
STRPD	X, Y, C, S, T, CT	5.4 µs	5.4 µs
STRND	X, Y, C, S, T, CT	7.3 µs	7.3 µs
ORPD	X, Y, C, S, T, CT	6.8 µs	5.2 µs
ORND	X, Y, C, S, T, CT	7.1 µs	4.9 µs
ANDPD	X, Y, C, S, T, CT	6.8 µs	5.2 µs
ANDND	X, Y, C, S, T, CT	7.1 µs	4.9 µs

Bit Instructions

Bit Instructions (Accumulator)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
SUM	None	6.7 µs	1.0 µs
SHFR	V:Data Reg. (N bits) V:Bit Reg. (N bits) K:Constant (N bits)	12.1 µs + 0.1 x N 8.4 µs + 0.1 x N	0.9 µs
SHFL	V:Data Reg. (N bits) V:Bit Reg. (N bits) K:Constant (N bits)	12.1 µs + 0.1 x N 8.4 µs + 0.1 x N	0.9 µs
ROTR	V:Data Reg. (N bits) V:Bit Reg. (N bits) K:Constant (N bits)	16.4 µs 16.4 µs 12.9 µs	1.0 µs 1.0 µs 1.0 µs
ROTL	V:Data Reg. (N bits) V:Bit Reg. (N bits) K:Constant (N bits)	16.4 µs 16.4 µs 12.7 µs	1.0 µs 1.0 µs 1.0 µs
ENCO	None	33.9 µs	0.9 µs
DECO	None	5.7 µs	1.0 µs

Number Conversion Instructions

Number Conversion Instructions (Accumulator)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
BIN	None	100.2 μ s	0.9 μ s
BCD	None	95.2 μ s	0.9 μ s
INV	None	2.5 μ s	1.0 μ s
BCDPL	None	75.6 μ s	1.0 μ s
ATH	V	25.4 μ s	1.0 μ s
HTA	V	25.4 μ s	1.0 μ s
GRAY	None	110.8 μ s	1.0 μ s
SFLDGT	None	23.1 μ s	1.0 μ s
BTOR	None	18.6 μ s	1.0 μ s
RTOB	None	8.6 μ s	1.0 μ s
RADR	None	51.4 μ s	1.0 μ s
DEGR	None	81.5 μ s	1.0 μ s

Table Instructions

Table Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
MOV	Move V:data reg. to V:data reg Move V:bit reg. to V:data reg Move V:data reg. to V:bit reg Move V:bit reg. to V:bit reg. N=#of words	60.2 μ s+9.5 x N	0.9 μ s
MOVMC	Move V:data Reg to E ² Move V:Bit Reg to E ² Move from E ² to V:Data Reg Move from E ² to V:Bit Reg N= #of words	35 μ s + 10.4 μ s x N	0.9 μ s
LDLBL	K	6.4 μ s	1.3 μ s
FILL	V: Data Reg	29.4 μ s + 8.0 μ s x N	1.0 μ s
	V:Bit Reg	26.2 μ s + 8.0 μ s x N	1.0 μ s
	K:Constant P:Indir. (Data) P:Indir. (bit)	55.1 μ s + 8.0 μ s x N	1.0 μ s
FIND	V: Data Reg (N bits)	66.8 μ s	1.0 μ s
	V:Bit Reg. (N bits)	66.8 μ s	1.0 μ s
	K:Constant(N bits)	64.0 μ s	1.0 μ s

Table Instructions (cont.)		DL06	
Instruction	Legal Data Types	Execute	Not Execute
FDGT	V: Data Reg (N bits)	66.1 µs	1.0 µs
	V:Bit Reg. (N bits)	66.1 µs	1.0 µs
	K:Constant(N bits)	55.2 µs	1.0 µs
FINDB	V: Data Reg (N bits)	210.8 µs	1.0 µs
	V:Bit Reg. (N bits)	210.8 µs	1.0 µs
	P:Indir. (Data)	237.0 µs	1.0 µs
	P:Indir. (Bit)	237.0 µs	1.0 µs
TTD	V: Data Reg	66.9 µs	1.0 µs
	V:Bit Reg	66.9 µs	1.0 µs
RFB	V: Data Reg	66.8 µs	1.0 µs
	V:Bit Reg	66.8 µs	1.0 µs
STT	V: Data Reg	67.8 µs	1.0 µs
	V:Bit Reg	67.8 µs	1.0 µs
	K:Constant	65.0 µs	1.0 µs
RFT	V: Data Reg	51.1 µs	1.0 µs
	V:Bit Reg	51.1 µs	1.0 µs
ATT	V: Data Reg	53.5 µs	1.0 µs
	V:Bit Reg	53.5 µs	1.0 µs
	K:Constant	50.8 µs	1.0 µs
TSHFL	V: Data Reg	134.0 µs	1.0 µs
	V:Bit Reg	134.0 µs	1.0 µs
TSHFR	V: Data Reg	133.9 µs	1.0 µs
	V:Bit Reg	133.9 µs	1.0 µs
ANDMOV	V: Data Reg	80.2 µs	1.0 µs
	V:Bit Reg	80.2 µs	1.0 µs
ORMOV	V: Data Reg	80.4 µs	1.0 µs
	V:Bit Reg	80.4 µs	1.0 µs
XORMOV	V: Data Reg	80.4 µs	1.0 µs
	V:Bit Reg	80.4 µs	1.0 µs
SWAP	V: Data Reg	84.1 µs	1.0 µs
	V:Bit Reg	84.1 µs	1.0 µs
SETBIT	V: Data Reg (N bits)	59.5 µs	1.0 µs
	V:Bit Reg. (N bits)	59.5 µs	1.0 µs
RSTBIT	V: Data Reg (N bits)	59.5 µs	1.0 µs
	V:Bit Reg. (N bits)	59.5 µs	1.0 µs

CPU Control Instructions

CPU Control Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
NOP	None	1.1 μ s	1.1 μ s
END	None	24.0 μ s	24.0 μ s
STOP	None	10.0 μ s	1.1 μ s
RSTWT	None	5.9 μ s	2.2 μ s

Program Control Instructions

Program Control Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
GOTO	K	5.1 μ s	4.8 μ s
LBL	K	5.7 μ s	0.0 μ s
FOR	V, K	125.9 μ s	14.5 μ s
NEXT	None	64.4 μ s	64.4 μ s
GTS	K	27.5 μ s	14.8 μ s
SBR	K	1.5 μ s	1.5 μ s
RTC	None	25.7 μ s	12.1 μ s
RT	None	21.2 μ s	21.2 μ s
MLS	K	(1–7) 35.2 μ s	35.2 μ s
MLR	K	(0–7) 30.9 μ s	30.9 μ s

Interrupt Instructions

Interrupt Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
ENI	None	24.2 μ s	2.7 μ s
DISI	None	9.4 μ s	2.3 μ s
INT	O(0,1)	7.5 μ s	–
IRTC	None	0.9 μ s	1.3 μ s
IRT	None	6.6 μ s	–

Network Instructions

Network Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
RX	X, Y, C, T, CT, SP, S, \$	852.0 μ s	4.4 μ s
	V:Data Reg.	852.0 μ s	4.4 μ s
	V:Bit Reg.	852.0 μ s	4.4 μ s
	P:Indir. (Data)	868.2 μ s	4.2 μ s
	P:Indir. (Bit)	868.2 μ s	4.2 μ s
WX	X, Y, C, T, CT, SP, S, \$	1614.0 μ s	4.4 μ s
	V:Data Reg.	1614.0 μ s	4.4 μ s
	V:Bit Reg.	1614.0 μ s	4.4 μ s
	P:Indir. (Data)	1630.0 μ s	4.4 μ s
	P:Indir. (Bit)	1630.0 μ s	4.4 μ s

Intelligent I/O Instructions

Network Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
RD	V:Data Reg.	385.7 µs	1.2 µs
	V:Bit Reg.	385.7 µs	1.2 µs
WT	V:Data Reg.	385.6 µs	1.2 µs
	V:Bit Reg.	385.6 µs	1.2 µs

Message Instructions

Message Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
FAULT	V:Data Reg.	65.0 µs	4.4 µs
	V:Bit Reg.	65.0 µs	4.4 µs
	K:Constant	204.7 µs	4.4 µs
DLBL	K	–	–
NCON	K	–	–
ACON	A	–	–
PRINT	ASCII	631.0 µs	3.6 µs

RLL *plus* Instructions

RLL ^{plus} Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
ISG	S	44.0 µs	41.1 µs
SG	S	44.0 µs	41.1 µs
JMP	S	76.0 µs	9.3 µs
NJMP	S	77.4 µs	9.3 µs
CV	S	42.1 µs	27.5 µs
CVJMP	S	89.5 µs	17.6 µs
BCALL	C	22.1 µs	22.6 µs
BLK	C	17.1 µs	14.6 µs
BEND	None	8.7 µs	0.0 µs

Drum Instructions

Drum Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
DRUM	CT	840.0 µs	339.6 µs
EDRUM	CT	753.2 µs	357.0 µs
MDRMD	CT	411.3 µs	216.4 µs
MDRMW	CT	378.6 µs	147.0 µs

Clock / Calendar Instructions

Clock / Calendar Instructions		DL06	
Instruction		Execute	Not Execute
DATE	V:Data Reg. V:Bit Reg.	24.0 µs	1.2 µs
TIME	V:Data Reg. V:Bit Reg.	50.8 µs	1.2 µs

MODBUS Instructions

Clock / Calendar Instructions		DL06	
Instruction		Execute	Not Execute
MRX	Input, Input Register Coil, Holding Register	120.2 µs	1.3 µs
MWX	Input, Input Register Coil, Holding Register	21.3 µs	1.3 µs

ASCII Instructions

ASCII Instructions		DL06	
Instruction	Legal Data Types	Execute	Not Execute
AIN	V	13.9 µs	12.0 µs
AFIND	V	111.5 µs	1.3 µs
AEX	V	111.7 µs	1.3 µs
CMPV	V	12.2 µs	1.3 µs
SWAPB	V	109.8 µs	1.3 µs
VPRINT	Text Data	161.6 µs	1.3 µs
PRINTV	V	163.3 µs	1.3 µs
ACRB	V	3.9 µs	1.1 µs