

VOLUME TWO:

TABLE OF CONTENTS



Chapter 6: Drum Instruction Programming

| | |
|---|--------------|
| Introduction | .6-2 |
| Purpose | .6-2 |
| Drum Terminology | .6-2 |
| Drum Chart Representation | .6-3 |
| Output Sequences | .6-3 |
| Step Transitions | .6-4 |
| Drum Instruction Types | .6-4 |
| Timer-Only Transitions | .6-4 |
| Timer and Event Transitions | .6-5 |
| Event-Only Transitions | .6-6 |
| Counter Assignments | .6-6 |
| Last Step Completion | .6-7 |
| Overview of Drum Operation | .6-8 |
| Drum Instruction Block Diagram | .6-8 |
| Powerup State of Drum Registers | .6-9 |
| Drum Control Techniques | .6-10 |
| Drum Control Inputs | .6-10 |
| Self-Resetting Drum | .6-11 |
| Initializing Drum Outputs | .6-11 |
| Using Complex Event Step Transitions | .6-11 |
| Drum Instruction | .6-12 |
| Timed Drum with Discrete Outputs (DRUM) | .6-12 |
| Event Drum (EDRUM) | .6-14 |
| Handheld Programmer Drum Mnemonics | .6-16 |
| Masked Event Drum with Discrete Outputs (MDRMD) | .6-19 |
| Masked Event Drum with Word Output (MDRMW) | .6-21 |

Chapter 7: RLLPLUS Stage Programming

| | |
|---|-------------|
| Introduction to Stage Programming | 7-2 |
| Overcoming “Stage Fright” | 7-2 |
| Learning to Draw State Transition Diagrams | 7-3 |
| Introduction to Process States | 7-3 |
| The Need for State Diagrams | 7-3 |
| A 2-State Process | 7-3 |
| RLL Equivalent | 7-4 |
| Stage Equivalent | 7-4 |
| Let’s Compare | 7-5 |
| Initial Stages | 7-5 |
| What Stage Bits Do | 7-6 |
| Stage Instruction Characteristics | 7-6 |
| Using the Stage Jump Instruction for State Transitions | 7-7 |
| Stage Jump, Set, and Reset Instructions | 7-7 |
| Stage Program Example: Toggle On/Off Lamp Controller | 7-8 |
| A 4-State Process | 7-8 |
| Four Steps to Writing a Stage Program | 7-9 |
| 1. Write a Word Description of the application. | 7-9 |
| 2. Draw the Block Diagram. | 7-9 |
| 3. Draw the State Transition Diagram. | 7-9 |
| 4. Write the Stage Program. | 7-9 |
| Stage Program Example: A Garage Door Opener | 7-10 |
| Garage Door Opener Example | 7-10 |
| Draw the Block Diagram | 7-10 |
| Draw the State Diagram | 7-11 |
| Add Safety Light Feature | 7-12 |
| Modify the Block Diagram and State Diagram | 7-12 |
| Using a Timer Inside a Stage | 7-13 |
| Add Emergency Stop Feature | 7-14 |
| Exclusive Transitions | 7-14 |
| Stage Program Design Considerations | 7-15 |
| Stage Program Organization | 7-15 |
| How Instructions Work Inside Stages | 7-16 |
| Using a Stage as a Supervisory Process | 7-17 |
| Stage Counter | 7-17 |

| | |
|--|-------------|
| Power Flow Transition Technique | 7-18 |
| Stage View in DirectSOFT32 | 7-18 |
| Parallel Processing Concepts | 7-19 |
| Parallel Processes | 7-19 |
| Converging Processes | 7-19 |
| Convergence Stages (CV) | 7-19 |
| Convergence Jump (CVJMP) | 7-20 |
| Convergence Stage Guidelines | 7-20 |
| RLLPLUS (Stage) Instructions | 7-21 |
| Stage (SG) | 7-21 |
| Initial Stage (ISG) | 7-22 |
| Jump (JMP) | 7-22 |
| Not Jump (NJMP) | 7-22 |
| Converge Stage (CV) and Converge Jump (CVJMP) | 7-23 |
| Block Call (BCALL) | 7-25 |
| Block (BLK) | 7-25 |
| Block End (BEND) | 7-25 |
| Questions and Answers about Stage Programming | 7-27 |

Chapter 8: PID Loop Operation

| | |
|---|-------------|
| DL06 PID Loop Features | 8-2 |
| Main Features | 8-2 |
| The Basics of PID Loops | 8-4 |
| Loop Setup Parameters | 8-6 |
| Loop Table and Number of Loops | 8-6 |
| PID Error Flags | 8-6 |
| Establishing the Loop Table Size and Location | 8-7 |
| Loop Table Word Definitions | 8-8 |
| PID Mode Setting 1 Bit Descriptions (Addr + 00) | 8-9 |
| PID Mode Setting 2 Bit Descriptions (Addr + 01) | 8-10 |
| Mode / Alarm Monitoring Word (Addr + 06) | 8-11 |
| Ramp / Soak Table Flags (Addr + 33) | 8-11 |
| Ramp/Soak Table Location (Addr + 34) | 8-12 |
| Ramp/Soak Table Programming Error Flags (Addr + 35) | 8-12 |
| Loop Sample Rate and Scheduling | 8-13 |
| Loop Sample Rates Addr + 07 | 8-13 |

| | |
|---|-------------|
| Choosing the Best Sample Rate | 8-13 |
| Determining a suitable sample rate (Addr+07): | 8-14 |
| Programming the Sample Rate | 8-14 |
| PID Loop Effect on CPU Scan Time | 8-15 |
| Ten Steps to Successful Process Control | 8-17 |
| Basic Loop Operation | 8-19 |
| Data Locations | 8-19 |
| Data Sources | 8-19 |
| Auto Transfer to Analog I/O | 8-20 |
| PV Auto Transfer Functions with Filtering Options | 8-21 |
| The built-in filter uses the following algorithm : | 8-21 |
| PV Auto Transfer (Addr + 36) from I/O Module Base/Slot/Channel Option | 8-22 |
| PV Auto Transfer (Addr + 36) from V-memory Option | 8-22 |
| Loop Modes | 8-23 |
| CPU Modes and Loop Modes | 8-24 |
| How to Change Loop Modes | 8-25 |
| Operator Panel Control of PID Modes | 8-26 |
| PLC Modes' Effect on Loop Modes | 8-26 |
| Loop Mode Override | 8-26 |
| Bumpless Transfers | 8-27 |
| PID Loop Data Configuration | 8-28 |
| Loop Parameter Data Formats | 8-28 |
| Choosing Unipolar or Bipolar Format | 8-28 |
| Handling Data Offsets | 8-29 |
| Setpoint (SP) Limits | 8-29 |
| Remote Setpoint (SP) Location | 8-30 |
| Process Variable (PV) Configuration | 8-30 |
| Control Output Configuration | 8-31 |
| Error Term Configuration | 8-32 |
| PID Algorithms | 8-33 |
| Position Algorithm | 8-33 |
| Velocity Algorithm | 8-34 |
| Direct-Acting and Reverse-Acting Loops | 8-35 |
| P-I-D Loop Terms | 8-36 |
| Using a Subset of PID Control | 8-37 |
| Derivative Gain Limiting | 8-38 |
| Bias Term | 8-38 |

| | |
|---|-------------|
| Bias Freeze | 8-39 |
| Loop Tuning Procedure | 8-40 |
| Open-Loop Test | 8-40 |
| Manual Closed Loop Tuning Procedure | 8-41 |
| Auto Tuning Procedure | 8-42 |
| Tuning Cascaded Loops | 8-46 |
| PV Analog Filter | 8-47 |
| The DL06 Built-in Analog Filter | 8-47 |
| Creating an Analog Filter in Ladder Logic | 8-48 |
| Feedforward Control | 8-49 |
| Feedforward Example | 8-50 |
| Time-Proportioning Control | 8-51 |
| On/Off Control Program Example | 8-52 |
| Cascade Control | 8-53 |
| Introduction | 8-53 |
| Cascaded Loops in the DL06 CPU | 8-54 |
| Process Alarms | 8-55 |
| PV Absolute Value Alarms | 8-56 |
| PV Deviation Alarms | 8-56 |
| PV Rate-of-Change Alarm | 8-57 |
| PV Alarm Hysteresis | 8-58 |
| Alarm Programming Error | 8-58 |
| Ramp/Soak Generator | 8-59 |
| Introduction | 8-59 |
| Ramp/Soak Table | 8-60 |
| Ramp/Soak Table Flags | 8-62 |
| Ramp/Soak Generator Enable | 8-62 |
| Ramp/Soak Controls | 8-62 |
| Ramp/Soak Profile Monitoring | 8-63 |
| Ramp/Soak Programming Errors | 8-63 |
| Testing Your Ramp/Soak Profile | 8-63 |
| Troubleshooting Tips | 8-64 |
| Bibliography | 8-65 |
| Glossary of PID Loop Terminology | 8-66 |

Chapter 9: Maintenance and Troubleshooting

| | |
|---|-------------|
| Hardware System Maintenance | 9-2 |
| Standard Maintenance | 9-2 |
| Diagnostics | 9-2 |
| Diagnostics | 9-2 |
| Fatal Errors | 9-2 |
| Non-fatal Errors | 9-2 |
| V-memory Error Code Locations | 9-3 |
| Special Relays (SP) Corresponding to Error Codes | 9-3 |
| DL06 Micro PLC Error Codes | 9-4 |
| Program Error Codes | 9-5 |
| CPU Indicators | 9-6 |
| RUN Indicator | 9-7 |
| CPU Indicator | 9-7 |
| Communications Problems | 9-7 |
| I/O Point Troubleshooting | 9-8 |
| Possible Causes | 9-8 |
| Some Quick Steps | 9-8 |
| Handheld Programmer Keystrokes Used to Test an Output Point | 9-9 |
| Noise Troubleshooting | 9-10 |
| Electrical Noise Problems | 9-10 |
| Reducing Electrical Noise | 9-10 |
| Machine Startup and Program Troubleshooting | 9-11 |
| Syntax Check | 9-11 |
| Special Instructions | 9-12 |
| Duplicate Reference Check | 9-13 |
| Run Time Edits | 9-14 |
| Run Time Edit Example | 9-15 |
| Forcing I/O Points | 9-16 |
| Regular Forcing with Direct Access | 9-18 |
| Bit Override Forcing | 9-19 |
| Bit Override Indicators | 9-19 |

Chapter 10: LCD Display Panel

| | |
|---|-------------|
| Introduction to the DL06 LCD Display Panel | 10-2 |
|---|-------------|

| | |
|--|--------------|
| Keypad | 10-2 |
| Snap-in installation | 10-3 |
| Display Priority | 10-4 |
| Menu Navigation | 10-5 |
| Confirm PLC Type, Firmware Revision Level, Memory Usage, Etc. | 10-6 |
| Examining Option Slot Contents | 10-8 |
| Menu 2, M2:SYSTEM CFG. | 10-8 |
| Menu 3, M3:MONITOR | 10-10 |
| Monitoring and Changing Data Values | 10-10 |
| Data Monitor | 10-10 |
| V-memory values | 10-10 |
| Pointer values | 10-12 |
| Bit Monitor | 10-13 |
| Bit status | 10-13 |
| Changing Date and Time | 10-14 |
| Menu 4, M4 : CALENDAR R/W | 10-14 |
| Setting Password and Locking | 10-17 |
| Menu 5, M5 : PASSWORD R/W | 10-17 |
| Reviewing Error History | 10-20 |
| Menu 6, M6 : ERR HISTORY | 10-20 |
| Toggle Light and Beeper, Test Keys | 10-21 |
| Menu 7, M7 : LCD TEST&SET | 10-21 |
| PLC Memory Information for the LCD Display | 10-22 |
| Data Format Suffixes for Embedded V-memory Data | 10-22 |
| Reserved memory registers for the LCD Display Panel | 10-23 |
| V7742 bit definitions | 10-24 |
| Changing the Default Screen | 10-25 |
| Example program for setting the default screen message | 10-25 |
| DL06 LCD Display Panel Instruction (LCD) | 10-26 |
| Source of message | 10-26 |
| ASCII Character Codes | 10-27 |
| Example program: alarm with embedded date/time stamp | 10-28 |
| Example program: alarm with embedded V-memory data | 10-29 |

Example program: alarm text from V-memory with embedded V-memory data .10–30

Appendix A: Auxiliary Functions

| | |
|---|------------|
| Introduction | A-2 |
| Purpose of Auxiliary Functions | A-2 |
| Accessing AUX Functions via DirectSOFT32 | A-3 |
| Accessing AUX Functions via the Handheld Programmer | A-3 |
| AUX 2* — RLL Operations | A-4 |
| AUX 21 Check Program | A-4 |
| AUX 22 Change Reference | A-4 |
| AUX 23 Clear Ladder Range | A-4 |
| AUX 24 Clear Ladders | A-4 |
| AUX 3* — V-memory Operations | A-4 |
| AUX 31 Clear V Memory | A-4 |
| AUX 4* — I/O Configuration | A-4 |
| AUX 41 Show I/O Configuration | A-4 |
| AUX 5* — CPU Configuration | A-5 |
| AUX 51 Modify Program Name | A-5 |
| AUX 53 Display Scan Time | A-5 |
| AUX 54 Initialize Scratchpad | A-5 |
| AUX 55 Set Watchdog Timer | A-5 |
| AUX 56 CPU Network Address | A-5 |
| AUX 57 Set Retentive Ranges | A-6 |
| AUX 58 Test Operations | A-6 |
| AUX 59 Bit Override | A-6 |
| AUX 5B Counter Interface Configuration | A-7 |
| AUX 5D Select PLC Scan Mode | A-7 |
| AUX 6* — Handheld Programmer Configuration | A-8 |
| AUX 61 Show Revision Numbers | A-8 |
| AUX 62 Beeper On/Off | A-8 |
| AUX 65 Run Self Diagnostics | A-8 |
| AUX 7* — EEPROM Operations | A-8 |
| Transferrable Memory Areas | A-8 |
| AUX 71 CPU to HPP EEPROM | A-8 |
| AUX 72 HPP EEPROM to CPU | A-9 |

| | |
|---|------------|
| AUX 73 Compare HPP EEPROM to CPU | A-9 |
| AUX 74 HPP EEPROM Blank Check | A-9 |
| AUX 75 Erase HPP EEPROM | A-9 |
| AUX 76 Show EEPROM Type | A-9 |
| AUX 8* — Password Operations | A-9 |
| AUX 81 Modify Password | A-9 |
| AUX 82 Unlock CPU | A-10 |
| AUX 83 Lock CPU | A-10 |

Appendix B: DL06 Error codes

| | |
|------------------------|-----|
| DL06 Error Codes | B-2 |
|------------------------|-----|

Appendix C: Instruction Execution Times

| | |
|--|------------|
| In This Appendix... .. | C-1 |
| Introduction | C-2 |
| V-Memory Data Registers | C-2 |
| V-Memory Bit Registers | C-2 |
| How to Read the Tables | C-2 |
| Instruction Execution Times | C-3 |
| Boolean Instructions | C-3 |
| Comparative Boolean Instructions | C-4 |
| Bit of Word Boolean Instructions | C-13 |
| Immediate Instructions | C-14 |
| Timer, Counter and Shift Register | C-14 |
| Accumulator Data Instructions | C-16 |
| Logical Instructions | C-17 |
| Math Instructions | C-19 |
| Differential Instructions | C-22 |
| Bit Instructions | C-22 |
| Number Conversion Instructions | C-23 |
| Table Instructions | C-23 |
| CPU Control Instructions | C-25 |
| Program Control Instructions | C-25 |
| Interrupt Instructions | C-25 |
| Network Instructions | C-25 |
| Intelligent I/O Instructions | C-26 |

| | |
|-------------------------------------|------|
| Message Instructions | C-26 |
| RLL plus Instructions | C-26 |
| Drum Instructions | C-26 |
| Clock / Calender Instructions | C-27 |
| MODBUS Instructions | C-27 |
| ASCII Instructions | C-27 |

Appendix D: Special Relays

| | |
|--|------------|
| DL06 PLC Special Relays | D-2 |
| Startup and Real-Time Relays | D-2 |
| CPU Status Relays | D-2 |
| System Monitoring | D-3 |
| Accumulator Status | D-3 |
| HSIO Input Status | D-4 |
| HSIO Pulse Output Relay | D-4 |
| Communication Monitoring Relay | D-4 |
| Option Slot Communication Monitoring Relay | D-4 |
| Option Slot Special Relay | D-4 |
| Counter 1 Mode 10 Equal Relays | D-5 |
| Counter 2 Mode 10 Equal Relays | D-6 |

Appendix E: Product Weights

| | |
|----------------------------|-----|
| Product Weight Table | E-2 |
|----------------------------|-----|

European Union Directives (CE)

| | |
|--|------------|
| European Union (EU) Directives | F-2 |
| Member Countries | F-2 |
| Applicable Directives | F-2 |
| Compliance | F-2 |
| Special Installation Manual | F-3 |
| Other Sources of Information | F-4 |
| Basic EMC Installation Guidelines | F-4 |
| Enclosures | F-4 |
| AC Mains Filters | F-5 |
| Suppression and Fusing | F-5 |
| Internal Enclosure Grounding | F-5 |

| | |
|--|-----|
| Equi-potential Grounding | F-6 |
| Communications and Shielded Cables | F-6 |
| Analog and RS232 Cables | F-7 |
| Multidrop Cables | F-7 |
| Shielded Cables within Enclosures | F-7 |
| Network Isolation | F-7 |
| DC Powered Versions | F-8 |
| Items Specific to the DL06 | F-9 |

Index