

Table of Contents

Chapter 1: Getting Started

Introduction	1-2
The Purpose of this Manual	1-2
Where to Begin	1-2
Supplemental Manuals	1-2
Technical Support	1-2
DL405 System Components	1-3
CPUs	1-3
Bases	1-3
I/O Configuration	1-3
I/O Modules	1-3
Programming Methods	1-3
DirectSOFT32 Programming for Windows	1-3
Handheld Programmer	1-3
DL405 System Diagrams	1-6
DirectLOGIC Part Numbering System	1-7
Quick Start for PLC Checkout and Programming	1-9
Step 1: Unpack the DL405 Equipment	1-9
Step 2: Install the CPU and I/O Modules	1-10
Step 3: Remove Terminal Strip Access Cover	1-10
Step 4: Install Memory Cartridge	1-10
Step 5: Select Operating Power Range	1-10
Step 6: Add I/O Simulation	1-11
Step 7: Connect the Power Wiring	1-12
Step 8: Connect the Handheld Programmer	1-12
Step 9: Switch On the System Power	1-12
Step 10: Enter the Program	1-12
Steps to Designing a Successful System	1-13
Step 1: Review the Installation Guidelines	1-13
Step 2: Understand the CPU Setup Procedures	1-13
Step 3: Understand the I/O System Configurations	1-13
Step 4: Determine the I/O Module Specifications and Wiring Characteristics	1-13
Step 5: Understand the CPU Operation	1-13
Step 6: Review the Programming Concepts	1-14
Step 7: Choose the Instructions	1-14
Step 8: Understand the Maintenance and Troubleshooting Procedures	1-14
Frequently Asked Questions	1-15

Chapter 2: Installation, Wiring, and Specifications

Safety Guidelines	2-2
--------------------------	------------

Plan for Safety	2-2
Safety Techniques	2-2
Orderly System Shutdown	2-3
System Power Disconnect	2-3
Mounting Guidelines	2-4
Base Dimensions	2-4
Panel Layout & Clearances	2-5
Enclosures	2-6
Agency Approvals	2-6
Environmental Specifications	2-7
Power	2-7
Component Dimensions	2-8
Installing DL405 Bases	2-9
Three Sizes of Bases	2-9
Mounting the Base	2-9
Choosing the Base Type	2-10
Installing Components in the Base	2-11
Setting the CPU DIP Switches (DL430/440 Only)	2-11
CPU and Expansion Unit Wiring Guidelines	2-12
CPU Wiring	2-12
Expansion Unit Wiring	2-13
Connecting Programming Devices	2-13
Connecting Operator Interface Devices	2-14
I/O Wiring Strategies	2-15
PLC Isolation Boundaries	2-15
Powering I/O Circuits with the Auxiliary Supply	2-16
Powering I/O Circuits Using Separate Supplies	2-17
Sinking / Sourcing Concepts	2-18
I/O "Common" Terminal Concepts	2-19
Connecting DC I/O to "Solid State" Field Devices	2-20
Solid State Input Sensors	2-20
Solid State Output Loads	2-20
Relay Output Guidelines	2-22
Surge Suppression For Inductive Loads	2-22
Prolonging Relay Contact Life	2-24
I/O Module Wiring and Specifications	2-26
Module Placement	2-26
I/O Module Status Indicators	2-26
Color Coding of I/O Modules	2-26
Wiring a Module with a Terminal Block	2-27
Wiring 32 and 64 Point I/O Modules	2-28
Part Numbers for Module Connectors	2-29
Vendors For the Parts Used in the Terminal Block Configuration	2-29
Ribbon Cable	2-30
Ribbon Cable Connectors	2-30
Interface Terminal Block	2-30
I/O Wiring Checklist	2-31
DL405 Input Module Chart	2-32
DL405 Output Module Chart	2-32

Input Modules	2-33
Output Modules	2-39
Glossary of Specification Terms	2-47

Chapter 3: CPU Specifications and Operation

Overview	3-2
General CPU Features	3-2
DL430 CPU Features	3-2
DL440 CPU Features	3-2
DL450 CPU Features	3-3
CPU General Specifications	3-4
CPU Electrical Specifications	3-5
CPU Hardware Features	3-6
Keyswitch Functions	3-7
Status Indicators	3-7
Setting the CPU DIP Switches	3-8
Communication Ports	3-9
Port 0 Specifications	3-9
Port 1 Specifications	3-9
Port 2 Specifications	3-10
Port 3 Specifications	3-11
Using Battery Backup	3-12
Selecting the Program Storage Media	3-13
Volatile and Non-volatile Memory	3-13
Memory Storage Types	3-13
Memory Cartridge	3-14
Memory Cartridge Capacity Table	3-14
CPU Setup	3-15
Setting the Clock and Calendar	3-15
Variable / Fixed Scan Time Feature	3-15
Password Protection	3-15
Auxiliary Functions	3-16
Clearing an Existing Program	3-17
Initializing System Memory	3-17
Setting the CPU Network Address	3-17
Setting Retentive Memory Ranges	3-17
CPU Operation	3-18
CPU Operating System	3-18
Program Mode Operation	3-19
Run Mode Operation	3-19
Read Inputs	3-20
Read Inputs from Specialty and Remote I/O	3-20
Service Peripherals and Force I/O	3-20
Update Special Relays and Special Registers	3-21
CPU Bus Communication	3-21
Update Clock, Special Relays, and Special Registers	3-21

Solve Application Program	3-22
Solve PID Loop Equations	3-22
Write Outputs	3-22
Write Outputs to Specialty and Remote I/O	3-23
Diagnostics	3-23
I/O Response Time	3-24
Is Timing Important for Your Application?	3-24
Normal Minimum I/O Response	3-24
Normal Maximum I/O Response	3-24
Improving Response Time	3-25
CPU Scan Time Considerations	3-26
Initialization Process	3-27
Reading Inputs	3-27
Reading Inputs from Specialty I/O	3-28
Service Peripherals	3-28
CPU Bus Communication	3-29
Update Clock / Calendar, Special Relays, Special Registers	3-29
Writing Outputs	3-29
Writing Outputs to Specialty I/O	3-30
Diagnostics	3-30
Application Program Execution	3-31
PLC Numbering Systems	3-32
PLC Resources	3-32
V-Memory	3-33
Binary-Coded Decimal Numbers	3-33
Hexadecimal Numbers	3-33
Memory Map	3-34
Octal Numbering System	3-34
Discrete and Word Locations	3-34
V Memory Locations for Discrete Memory Areas	3-34
Input Points (X Data Type)	3-35
Output Points (Y Data Type)	3-35
Control Relays (C Data Type)	3-35
Timers and Timer Status Bits (T Data type)	3-35
Timer Current Values (V Data Type)	3-36
Counters and Counter Status Bits (CT Data type)	3-36
Counter Current Values (V Data Type)	3-36
Word Memory (V Data Type)	3-36
Stages (S Data type)	3-37
Special Relays (SP Data Type)	3-37
Remote I/O Points (GX Data Type)	3-37
System Parameters (V Data Type)	3-38
DL430 Memory Map	3-40
DL440 Memory Map	3-41
DL450 Memory Map	3-42
X Input / Y Output Bit Map	3-43
Control Relay Bit Map	3-45
Timer and Counter Status Bit Maps	3-49

Remote I/O Bit Map	3-50
Stage Control / Status Bit Map	3-54

Chapter 4: System Design and Configuration

DL405 System Design Strategies	4-2
I/O System Configurations	4-2
Networking Configurations	4-3
Module Placement and Configuration	4-4
Valid Module/Unit Locations	4-4
I/O Configuration Methods	4-5
Automatic Configuration	4-5
Manual Configuration	4-5
Removing a Manual Configuration	4-6
Power-On I/O Configuration Check	4-6
Calculating the Power Budget	4-7
Managing your Power Resource	4-7
CPU Power Specifications	4-7
Module Power Requirements	4-7
Power Budget Calculation Example	4-9
Power Budget Calculation Worksheet	4-10
Local I/O Expansion	4-11
Local Base and I/O	4-11
Local Expansion Base and I/O	4-11
Remote I/O Expansion	4-12
How to Add Remote I/O Channels	4-12
Configuring the CPU's Remote I/O Channel	4-13
Configure Remote I/O Slaves	4-15
Configuring the Remote I/O Table	4-15
Remote I/O Setup Program	4-16
Remote I/O Test Program	4-17
SLICE I/O Expansion	4-18
Slice I/O Memory Allocation	4-18
Slice I/O Example	4-18
Network Connections to MODBUSR and DirectNet	4-19
Configuring the CPU's Comm Ports	4-19
MODBUS Port Configuration	4-20
DirectNET Port Configuration	4-21
Network Slave Operation	4-22
MODBUS Function Codes Supported	4-22
MODBUS Data Types Supported	4-22
Determining the MODBUS Address	4-23
If Your Host Software Requires the Data Type and Address... ..	4-23
Example 1: V2100	4-24
Example 2: Y20	4-24
Example 3: T10 Current Value	4-24
Example 4: C54	4-24

If Your MODBUS Host Software Requires an Address ONLY	4-25
Example 1: V2100 584/984 Mode	4-27
Example 2: Y20 584/984 Mode	4-27
Example 3: T10 Current Value 484 Mode	4-27
Example 4: C54 584/984 Mode	4-27
Network Master Operation	4-28
Step 1: Identify Master Port # and Slave #	4-29
Step 2: Load Number of Bytes to Transfer	4-29
Step 3: Specify Master Memory Area	4-30
Step 4: Specify Slave Memory Area	4-30
Communications from a Ladder Program	4-31
Multiple Read and Write Interlocks	4-31

Chapter 5: Standard RLL Instructions

Introduction	5-2
Using Boolean Instructions	5-4
END Statement	5-4
Simple Rungs	5-4
Normally Closed Contact	5-4
Contacts in Series	5-5
Midline Outputs	5-5
Parallel Elements	5-5
Joining Series Branches in Parallel	5-6
Joining Parallel Branches in Series	5-6
Combination Networks	5-6
Boolean Stack	5-6
Comparative Boolean	5-7
Immediate Boolean	5-8
Boolean Instructions	5-9
Store (STR)	5-9
Store Not (STRN)	5-9
Store Bit-of-Word (STRB)	5-10
Store Not Bit-of-Word (STRNB)	5-10
Or (OR)	5-11
Or Not (ORN)	5-11
Or Bit-of-Word (ORB)	5-12
Or Not Bit-of-Word (ORNB)	5-12
And (AND)	5-13
And Not (ANDN)	5-13
And Bit-of-Word (ANDB)	5-14
And Not Bit-of-Word (ANDNB)	5-14
And Store (ANDSTR)	5-15
Or Store (ORSTR)	5-15
Out (OUT)	5-16
Out Bit-of-Word (OUTB)	5-17
Or Out (OROUT)	5-18
Not (NOT)	5-18
Pause (PAUSE)	5-19
Positive Differential (PD)	5-19

Store Positive Differential (STRPD)	5-20
Store Negative Differential (STRND)	5-20
Or Positive Differential (ORPD)	5-21
Or Negative Differential (ORND)	5-21
And Positive Differential (ANDPD)	5-22
And Negative Differential (ANDND)	5-22
Set (SET)	5-23
Reset (RST)	5-23
Set Bit-of-Word (SETB)	5-24
Reset Bit-of-Word (RSTB)	5-24
Comparative Boolean Instructions	5-25
Store If Equal (STRE)	5-25
Store If Not Equal (STRNE)	5-25
Or If Equal (ORE)	5-26
Or If Not Equal (ORNE)	5-26
And If Equal (ANDE)	5-27
And If Not Equal (ANDNE)	5-27
Store (STR)	5-28
Store Not (STRN)	5-28
Or (OR)	5-29
Or Not (ORN)	5-29
And (AND)	5-30
And Not (ANDN)	5-30
Immediate Instructions	5-31
Store Immediate (STRI)	5-31
Store Not Immediate (STRNI)	5-31
Or Immediate (ORI)	5-32
Or Not Immediate (ORNI)	5-32
And Immediate (ANDI)	5-33
And Not Immediate (ANDNI)	5-33
Out Immediate (OUTI)	5-34
Or Out Immediate (OROUTI)	5-34
Set Immediate (SETI)	5-35
Reset Immediate (RSTI)	5-35
Load Immediate (LDI)	5-36
Load Immediate Formatted (LDIF)	5-37
Out Immediate (OUTI)	5-38
Out Immediate Formatted (OUTIF)	5-39
Timer, Counter, and Shift Register Instructions	5-40
Using Timers	5-40
Timer (TMR) and Timer Fast (TMRF)	5-41
Timer Example Using Discrete Status Bits	5-42
Timer Example Using Comparative Contacts	5-42
Accumulating Timer (TMRA) and Accumulating Fast Timer (TMRAF)	5-43
Accumulating Timer Example using Discrete Status Bits	5-44
Accumulator Timer Example Using Comparative Contacts	5-44
Using Counters	5-45
Counter (CNT)	5-46
Counter Example Using Discrete Status Bits	5-47
Counter Example Using Comparative Contacts	5-47

Stage Counter (SGCNT)	5-48
Stage Counter Example Using Discrete Status Bits	5-49
Stage Counter Example Using Comparative Contacts	5-49
Up Down Counter (UDC)	5-50
Up / Down Counter Example Using Discrete Status Bits	5-51
Up / Down Counter Example Using Comparative Contacts	5-51
Shift Register (SR)	5-52
Accumulator / Data Stack Load and Output Instructions	5-53
Using the Accumulator	5-53
Copying Data to the Accumulator	5-53
Changing the Accumulator Data	5-54
Using the Accumulator Stack	5-55
Accumulator and Accumulator Stack Memory Locations	5-56
Using Pointers	5-57
Load (LD)	5-58
Load Double (LDD)	5-58
Load Formatted (LDF)	5-59
Load Address (LDA)	5-60
Load Accumulator Indexed (LDX)	5-61
Load Accumulator Indexed from Data Constants (LDSX)	5-62
Load Real Number (LDR)	5-63
Out (OUT)	5-64
Out DOUBLE (OUTD)	5-64
Out Formatted (OUTF)	5-65
Out Indexed (OUTX)	5-66
Out Least (OUTL)	5-67
Out Most (OUTM)	5-67
Pop (POP)	5-68
Accumulator Logic Instructions	5-69
And (AND)	5-69
And Double (ANDD)	5-70
And Formatted (ANDF)	5-71
And with Stack (ANDS)	5-72
Or (OR)	5-73
Or Double (ORD)	5-74
Or Formatted (ORF)	5-75
Or with Stack (ORS)	5-76
Exclusive Or (XOR)	5-77
Exclusive Or Double (XORD)	5-78
Exclusive Or Formatted (XORF)	5-79
Exclusive Or with Stack (XORS)	5-80
Compare (CMP)	5-81
Compare Double (CMPD)	5-82
Compare Formatted (CMPF)	5-83
Compare with Stack (CMPS)	5-84
Compare Real Number (CMPR)	5-85
Math Instructions	5-86
Add (ADD)	5-86
Add Double (ADDD)	5-87
Add Real (ADDR)	5-88

Subtract (SUB)	5-89
Subtract Double (SUBD)	5-90
Subtract Real (SUBR)	5-91
Multiply (MUL)	5-92
Multiply Double (MULD)	5-93
Multiply Real (MULR)	5-94
Divide (DIV)	5-95
Divide Double (DIVD)	5-96
Divide Real (DIVR)	5-97
Add Binary (ADDB)	5-98
Add Binary Double (ADDBD)	5-99
Subtract Binary (SUBB)	5-100
Subtract Binary Double (SUBBD)	5-101
Multiply Binary (MULB)	5-102
Divide Binary (DIVB)	5-103
Add Formatted (ADDF)	5-104
Subtract Formatted (SUBF)	5-105
Multiply Formatted (MULF)	5-106
Divide Formatted (DIVF)	5-107
Add Top of Stack (ADDS)	5-108
Subtract Top of Stack (SUBS)	5-109
Multiply Top of Stack (MULS)	5-110
Divide by Top of Stack (DIVS)	5-111
Add Binary Top of Stack (ADDBS)	5-112
Subtract Binary Top of Stack (SUBBS)	5-113
Multiply Binary Top of Stack (MULBS)	5-114
Divide Binary by Top OF Stack (DIVBS)	5-115
Increment (INC)	5-116
Decrement (DEC)	5-116
Transcendental Functions	5-117
Sine Real (SINR)	5-117
Cosine Real (COSR)	5-117
Tangent Real (TANR)	5-117
Arc Sine Real (ASINR)	5-117
Arc Cosine Real (ACOSR)	5-118
Arc Tangent Real (ATANR)	5-118
Square Root Real (SQRTR)	5-118
Increment Binary (INCB)	5-119
Decrement Binary (DECB)	5-119
Bit Operation Instructions	5-120
Sum (SUM)	5-120
Shift Left (SHFL)	5-121
Shift Right (SHFR)	5-122
Rotate Left (ROTL)	5-123
Rotate Right (ROTR)	5-124
Encode (ENCO)	5-125
Decode (DECO)	5-126
Number Conversion Instructions	5-127
Binary (BIN)	5-127
Binary Coded Decimal (BCD)	5-128
Invert (INV)	5-129

Ten's Complement (BCDCPL)	5-130
Binary to Real Conversion (BTOR)	5-131
Real to Binary Conversion (RTOB)	5-132
Radian Real Conversion (RADR)	5-133
Degree Real Conversion (DEGR)	5-133
ASCII to HEX (ATH)	5-134
HEX to ASCII (HTA)	5-135
Segment (SEG)	5-137
Gray Code (GRAY)	5-138
Shuffle Digits (SFLDGT)	5-139
Shuffle Digits Block Diagram	5-139
Table Instructions	5-141
Fill (FILL)	5-141
Find (FIND)	5-142
Find Greater Than (FDGT)	5-143
Move (MOV)	5-145
Table to Destination (TTD)	5-146
Remove from Bottom (RFB)	5-149
Source to Table (STT)	5-152
Remove from Table (RFT)	5-155
Add to Top (ATT)	5-158
Move Memory Cartridge / Load Label (MOVMC / LDLBL)	5-161
Copy Data From a Data Label Area to V Memory	5-162
Copy Data From V Memory to a Data Label Area	5-164
Set Bit (SETBIT)	5-166
Reset Bit (RSTBIT)	5-166
Table Shift Left (TSHFL)	5-168
Table Shift Right (TSHFR)	5-168
AND Move (ANDMOV)	5-170
OR Move (ORMOV)	5-170
Exclusive OR Move (XORMOV)	5-170
Find Block (FINDB)	5-172
Swap (SWAP)	5-173
Clock / Calender Instructions	5-174
Date (DATE)	5-174
Time (TIME)	5-175
CPU Control Instructions	5-176
No Operation (NOP)	5-176
End (END)	5-176
Stop (STOP)	5-176
Break (BREAK)	5-177
Reset Watch Dog Timer (RSTWT)	5-177
Program Control Instructions	5-178
Goto / Label (GOTO / LBL)	5-178
For / Next (FOR / NEXT)	5-179
Goto Subroutine (GTS)	5-180
Subroutine (SBR)	5-180
Subroutine Return (RT)	5-180
Subroutine Return Conditional (RTC)	5-180
Master Line Set (MLS)	5-182

Master Line Reset (MLR)	5-182
Understanding Master Control Relays	5-182
MLS/MLR Example	5-182
Interrupt Instructions	5-184
Interrupt (INT)	5-184
Interrupt Return (IRT)	5-185
Interrupt Return Conditional (IRTC)	5-185
Enable Interrupts (ENI)	5-185
Disable Interrupts (DISI)	5-185
Interrupt Example for Interrupt Module	5-186
Interrupt Example for Software Interrupt	5-187
Intelligent I/O Instructions	5-188
Read from Intelligent Module (RD)	5-188
Write to Intelligent Module (WT)	5-189
Network Instructions	5-190
Read from Network (RX)	5-190
Write to Network (WX)	5-191
Message Instructions	5-193
System Errors and Fault Messages	5-193
Fault (FAULT)	5-194
Fault (FAULT)	5-194
Data Label (DLBL)	5-195
ASCII Constant (ACON)	5-195
Numeric Constant (NCON)	5-196
Using the Instructions to Build the Messages	5-196
History (HISTORY)	5-196
Important Information about FAULT Execution	5-197
DirectSOFT32 Example	5-198
Handheld Programmer Example	5-199
Clearing the Messages	5-199
Print Message (PRINT)	5-200

Chapter 6: Drum Instruction Programming (DL450 CPU only)

Introduction	6-2
Purpose	6-2
Drum Terminology	6-2
Drum Chart Representation	6-3
Output Sequences	6-3
Step Transitions	6-4
Drum Instruction Types	6-4
Timer-Only Transitions	6-4
Timer and Event Transitions	6-5
Event-Only Transitions	6-6
Counter Assignments	6-6
Last Step Completion	6-7
Overview of Drum Operation	6-8
Drum Instruction Block Diagram	6-8
Powerup State of Drum Registers	6-9

Output Mask Operation	6-10
Drum Control Techniques	6-11
Drum Control Inputs	6-11
Self-Resetting Drum	6-12
Initializing Drum Outputs	6-12
Cascaded Drums Provide More Than 16 Steps	6-13
Handheld Programmer Drum Mnemonics	6-14
Drum Instructions	6-16
Timed Drum with Discrete Outputs (DRUM)	6-16
Event Drum with Discrete Outputs (EDRUM)	6-19
Masked Event Drum with Discrete Outputs (MDRMD)	6-22
Masked Event Drum with Word Output (MDRMW)	6-25

Chapter 7: RLLPLUS Stage Programming

Introduction to Stage Programming	7-2
Overcoming "Stage Fright"	7-2
Learning to Draw State Transition Diagrams	7-3
Introduction to Process States	7-3
The Need for State Diagrams	7-3
A 2-State Process	7-3
RLL Equivalent	7-4
Stage Equivalent	7-4
Let's Compare	7-5
Initial Stages	7-5
What Stage Bits Do	7-6
Stage Instruction Characteristics	7-6
Using the Stage Jump Instruction for State Transitions	7-7
Stage Jump, Set, and Reset Instructions	7-7
Stage Program Example: Toggle On/Off Lamp Controller	7-8
A 4-State Process	7-8
Four Steps to Writing a Stage Program	7-9
Stage Program Example: A Garage Door Opener	7-10
Garage Door Opener Example	7-10
Draw the Block Diagram	7-10
Draw the State Diagram	7-11
Add Safety Light Feature	7-12
Modify the Block Diagram and State Diagram	7-12
Using a Timer Inside a Stage	7-13
Add Emergency Stop Feature	7-14
Exclusive Transitions	7-14
Stage Program Design Considerations	7-15
Stage Program Organization	7-15
How Instructions Work Inside Stages	7-16
Using a Stage as a Supervisory Process	7-17
Stage Counter	7-17
Unconditional Outputs	7-18

Power Flow Transition Technique	7-18
Parallel Processing Concepts	7-19
Parallel Processes	7-19
Converging Processes	7-19
Convergence Stages (CV)	7-19
Convergence Jump (CVJMP)	7-20
Convergence Stage Guidelines	7-20
Managing Large Programs	7-21
Stage Blocks (BLK, BEND)	7-21
Block Call (BCALL)	7-22
RLLPLUS Instructions	7-23
Stage (SG)	7-23
Initial Stage (ISG)	7-24
Jump (JMP)	7-24
Not Jump (NJMP)	7-24
Converge Stage (CV) and Converge Jump (CVJMP)	7-25
Block Call (BCALL)	7-27
Block (BLK)	7-27
Block End (BEND)	7-27
Stage View in DirectSOFT32	7-28
Questions and Answers about Stage Programming	7-29

Chapter 8: PID Loop Operation (DL450 only)

DL450 PID Loop Features	8-2
Main Features	8-2
Getting Acquainted with PID Loops	8-4
Loop Setup Parameters	8-6
Loop Table and Number of Loops	8-6
PID Error Flags	8-6
Establishing the Loop Table Size and Location	8-7
Loop Table Word Definitions	8-8
PID Mode Setting 1 Bit Descriptions (Addr + 00)	8-9
PID Mode Setting 2 Bit Descriptions (Addr + 01)	8-10
Mode / Alarm Monitoring Word (Addr + 06)	8-11
Ramp / Soak Table Flags (Addr + 33)	8-11
Ramp / Soak Table Location (Addr + 34)	8-12
Ramp / Soak Table Programming Error Flags (Addr + 35)	8-12
Loop Sample Rate and Scheduling	8-13
Loop Sample Rates	8-13
Choosing the Best Sample Rate	8-13
Programming the Sample Rate	8-14
PID Loop Effect on CPU Scan Time	8-15
Ten Steps to Successful Process Control	8-17
Step 1: Know the Recipe	8-17
Step 2: Plan Loop Control Strategy	8-17
Step3: Size and Scale Loop Components	8-17
Step 4: Select I/O Modules	8-17

Step 5: Wiring and Installation	8-18
Step 6: Loop Parameters	8-18
Step 7: Check Open Loop Performance	8-18
Step 8: Loop Tuning	8-18
Step 9: Run Process Cycle	8-18
Step 10: Save Loop Parameters	8-18
Basic Loop Operation	8-19
Data Locations	8-19
Data Sources	8-19
Loop Modes	8-20
How to Change Loop Modes	8-21
Operator Panel Control of PID Modes	8-22
PLC Modes' Effect on Loop Modes	8-22
Loop Mode Override	8-22
Bumpless Transfers	8-23
PID Loop Data Configuration	8-24
Loop Parameter Data Formats	8-24
Choosing Unipolar or Bipolar Format	8-24
Handling Data Offsets	8-25
Setpoint (SP) Limits	8-25
Remote Setpoint (SP) Location	8-26
Process Variable (PV) Configuration	8-26
Control Output Configuration	8-27
Error Term Configuration	8-28
PID Algorithms	8-29
Position Algorithm	8-29
Velocity Algorithm	8-30
Direct-Acting and Reverse-Acting Loops	8-31
P-I-D Loop Terms	8-32
Using a Subset of PID Control	8-33
Derivative Gain Limiting	8-34
Bias Term	8-34
Bias Freeze	8-35
Loop Tuning Procedure	8-36
Open-Loop Test	8-36
Manual Tuning Procedure	8-37
Auto Tuning Procedure	8-38
Tuning Cascaded Loops	8-42
Creating an Analog Filter in Ladder Logic	8-43
Feedforward Control	8-44
Feedforward Example	8-45
Time-Proportioning Control	8-46
On/Off Control Program Example	8-47
Cascade Control	8-48
Introduction	8-48
Cascaded Loops in the DL450 CPU	8-49
Process Alarms	8-50
PV Absolute Value Alarms	8-51

PV Deviation Alarms	8-51
PV Rate-of-Change Alarm	8-52
PV Alarm Hysteresis	8-53
Alarm Programing Error	8-53
Loop Calculation Overflow/Underflow Error	8-53
Ramp/Soak Generator	8-54
Introduction	8-54
Ramp/Soak Table	8-55
Ramp / Soak Table Flags	8-57
Ramp/Soak Generator Enable	8-57
Ramp/Soak Controls	8-57
Ramp/Soak Profile Monitoring	8-58
Ramp/Soak Programming Errors	8-58
Testing Your Ramp/Soak Profile	8-58
Troubleshooting Tips	8-59
Bibliography	8-60
Glossary of PID Loop Terminology	8-61

Chapter 9: Maintenance and Troubleshooting

Hardware Maintenance	9-2
Standard Maintenance	9-2
CPU Battery Replacement	9-2
CMOS RAM Memory Cartridge Battery Replacement	9-3
Diagnostics	9-4
Diagnostics	9-4
Fatal Errors	9-4
Non-fatal Errors	9-4
Finding Diagnostic Information	9-4
V-memory Error Code Locations	9-5
Special Relays (SP) Corresponding to Error Codes	9-5
I/O Module Codes	9-6
Error Message Tables	9-7
System Error Codes	9-8
CPU Status Indicators	9-9
PWR Indicator	9-10
Run Indicator	9-11
CPU Indicator	9-12
BATT Indicator	9-12
DIAG Indicator	9-12
I/O Indicator	9-12
COM Indicator	9-13
TXD and RXD Indicators	9-13
I/O Module Troubleshooting	9-14
Some Quick Steps	9-14
Testing Output Points	9-15
Handheld Programmer Keystrokes Used to Test an Output Point	9-15
Noise Troubleshooting	9-16

Electrical Noise Problems	9-16
Reducing Electrical Noise	9-16
Machine Startup and Program Troubleshooting	9-17
Syntax Check	9-17
Duplicate Reference Check	9-18
TEST-PGM and TEST-RUN Modes	9-19
Run Time Edits	9-21
Changing an Instruction During Run Mode	9-22
Inserting an Instruction During Run Mode	9-23
Deleting an Instruction During Run Mode	9-24
Special Debug Instructions	9-25

Appendix A: Auxiliary Functions

Introduction	A-2
What are Auxiliary Functions?	A-2
Accessing AUX Functions via DirectSOFT32	A-3
Accessing AUX Functions via the Handheld Programmer	A-3
AUX 1* — Operating Modes	A-4
AUX 11 Go to Run Mode	A-4
AUX 12 Go to Test Mode	A-4
AUX 13 Go to Program Mode	A-4
AUX 14 Run Time Edit	A-4
AUX 2* — RLL Operations	A-5
AUX 21 Check Program	A-5
AUX 22 Change Reference	A-5
AUX 23 Clear Ladder Range	A-5
AUX 24 Clear Ladders	A-5
AUX 25 Select MC or Flash Memory	A-5
AUX 26 Copy MC Contents to Flash	A-5
AUX 27 Copy Flash Contents to MC	A-5
AUX 28 Verify Flash Contents = MC	A-5
AUX 3* — V-memory Operations	A-6
AUX 31 Clear V Memory	A-6
AUX 32 Clear V-memory Range	A-6
AUX 33 Find V-memory Value	A-6
AUX 4* — I/O Configuration	A-6
AUX 41 Show I/O Configuration	A-6
AUX 42 I/O Diagnostics	A-6
AUX 44 Power-up Configuration Check	A-6
AUX 45 Select Configuration	A-7
AUX 46 I/O Configuration	A-7
AUX 47 Intelligent I/O Monitor	A-7
AUX 5* — CPU Configuration	A-8
AUX 51 Modify Program Name	A-8
AUX 52 Display /Change Calendar	A-8
AUX 53 Display Scan Time	A-8
AUX 54 Initialize Scratchpad	A-8

AUX 55 Set Watchdog Timer	A-8
AUX 56 CPU Network Address	A-9
AUX 57 Set Retentive Ranges	A-9
AUX 58 Test Operations	A-9
AUX 5C Display Error History	A-9
AUX 5D Select PLC Scan Mode	A-10
AUX 6* — Handheld Programmer Configuration	A-10
AUX 61 Show Revision Numbers	A-10
AUX 62 Beeper On / Off	A-10
AUX 63 Turning Off the Backlight	A-10
AUX 64 Select Online / Offline	A-10
AUX 65 Run Self Diagnostics	A-10
AUX 7* — Memory Cartridge Operations	A-11
Transferrable Memory Areas	A-11
AUX 71 CPU to Memory Cartridge	A-11
AUX 72 Memory Cartridge to CPU	A-11
AUX 73 Compare Memory Cartridge to CPU	A-11
AUX 74 Memory Cartridge Blank Check	A-11
AUX 75 Clear Memory Cartridge	A-11
AUX 76 Display Memory Cartridge Type	A-11
AUX 77 Tape to Memory Cartridge	A-11
AUX 78 Memory Cartridge to Tape	A-12
AUX 79 Compare Memory Cartridge to Tape	A-12
AUX 8* — Password Operations	A-12
AUX 81 Modify Password	A-12
AUX 82 Unlock CPU	A-12
AUX 83 Lock CPU	A-12

Appendix B: DL405 Error Codes

Appendix C: Instruction Execution Times

Introduction	C-2
V-Memory Data Registers	C-2
V-Memory Bit Registers	C-2
How to Read the Tables	C-2
Boolean Instructions	C-3
Comparative Boolean Instructions	C-5
Immediate Instructions	C-11
Clock / Calendar Instructions	C-11
Timer, Counter, and Shift Register Instructions	C-12
Accumulator / Data Stack Load and Output Instructions	C-13
Accumulator Logic Instructions	C-14
Bit Operation Instructions	C-15

Math Instructions	C-16
Number Conversion Instructions	C-19
Table Instructions	C-20
CPU Control Instructions	C-20
Program Control Instructions	C-21
Interrupt Instructions	C-21
RLLPLUS Instructions	C-21
Intelligent I/O Instructions	C-22
Network Instructions	C-22
Message Instructions	C-22
Drum Instructions	C-22

Appendix D: Special Relays

Startup and Real-time Special Relays	D-2
CPU Status Relays	D-2
System Monitoring Relays	D-3
Accumulator Status Relays	D-3
Communication Monitoring Relays	D-4

Appendix E: DL405 Product Weights

Product Weight Table	E-2
-----------------------------------	------------

Appendix F: PLC Memory

DL405 PLC Memory	F-2
-------------------------------	------------

Appendix G: ASCII Table

ASCII Table	G-2
--------------------------	------------

Appendix H: European Union Directives (CE)

European Union (EU) Directives	H-2
Member Countries	H-2
Special Installation Manual	H-3
Other Sources of Information	H-4
Basic EMC Installation Guidelines	H-4
Enclosures	H-4
Electrostatic Discharge (ESD)	H-4

Suppression and Fusing	H-5
Internal Enclosure Grounding	H-6
Equi-potential Grounding	H-6
Communications and Shielded Cables	H-6
Analog and RS232 Cables	H-7
Multidrop Cables	H-7
Shielded Cables	H-7
within Enclosures	H-7
Network Isolation	H-8
Items Specific to the DL405	H-8
